patents.google.com

CN109474260B - Digital adjustable oscillator - Google Patents

  • ️Fri May 24 2024

CN109474260B - Digital adjustable oscillator - Google Patents

Digital adjustable oscillator Download PDF

Info

Publication number
CN109474260B
CN109474260B CN201910026783.3A CN201910026783A CN109474260B CN 109474260 B CN109474260 B CN 109474260B CN 201910026783 A CN201910026783 A CN 201910026783A CN 109474260 B CN109474260 B CN 109474260B Authority
CN
China
Prior art keywords
coupled
resistor
nmos tube
inverter
capacitor
Prior art date
2019-01-11
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201910026783.3A
Other languages
Chinese (zh)
Other versions
CN109474260A (en
Inventor
杨燕
赵健雄
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Chengdu University of Information Technology
Original Assignee
Chengdu University of Information Technology
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
2019-01-11
Filing date
2019-01-11
Publication date
2024-05-24
2019-01-11 Application filed by Chengdu University of Information Technology filed Critical Chengdu University of Information Technology
2019-01-11 Priority to CN201910026783.3A priority Critical patent/CN109474260B/en
2019-03-15 Publication of CN109474260A publication Critical patent/CN109474260A/en
2024-05-24 Application granted granted Critical
2024-05-24 Publication of CN109474260B publication Critical patent/CN109474260B/en
Status Active legal-status Critical Current
2039-01-11 Anticipated expiration legal-status Critical

Links

  • 239000003990 capacitor Substances 0.000 claims description 43
  • 230000010355 oscillation Effects 0.000 claims description 8
  • 238000000034 method Methods 0.000 abstract description 11
  • 230000000694 effects Effects 0.000 abstract description 3
  • 230000008569 process Effects 0.000 description 7
  • 230000001052 transient effect Effects 0.000 description 7
  • 238000010586 diagram Methods 0.000 description 4
  • 238000007599 discharging Methods 0.000 description 4
  • 238000011161 development Methods 0.000 description 3
  • 238000004364 calculation method Methods 0.000 description 2
  • 238000013461 design Methods 0.000 description 2
  • 230000010354 integration Effects 0.000 description 2
  • 238000004458 analytical method Methods 0.000 description 1
  • 230000015572 biosynthetic process Effects 0.000 description 1
  • 230000001413 cellular effect Effects 0.000 description 1
  • 230000008859 change Effects 0.000 description 1
  • 238000004891 communication Methods 0.000 description 1
  • 230000007423 decrease Effects 0.000 description 1
  • 238000005516 engineering process Methods 0.000 description 1
  • 238000012423 maintenance Methods 0.000 description 1
  • 239000000463 material Substances 0.000 description 1
  • 238000012986 modification Methods 0.000 description 1
  • 230000004048 modification Effects 0.000 description 1
  • 230000003071 parasitic effect Effects 0.000 description 1
  • 238000012545 processing Methods 0.000 description 1
  • 239000004065 semiconductor Substances 0.000 description 1
  • 230000035945 sensitivity Effects 0.000 description 1
  • 238000003786 synthesis reaction Methods 0.000 description 1
  • 230000002194 synthesizing effect Effects 0.000 description 1
  • 230000007704 transition Effects 0.000 description 1
  • 230000007306 turnover Effects 0.000 description 1

Classifications

    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03KPULSE TECHNIQUE
    • H03K7/00Modulating pulses with a continuously-variable modulating signal
    • H03K7/08Duration or width modulation ; Duty cycle modulation

Landscapes

  • Pulse Circuits (AREA)
  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)

Abstract

A digitally tunable oscillator is disclosed. The digitally tunable oscillator includes: the switch controls the array circuit and the multivibrator core circuit. The switch control array circuit is used for adjusting the overturning voltage of the inverter, the multivibrator core circuit is used for outputting square waves, so that the duty ratio of pulse waves is adjusted through the control array circuit, the effect of digital adjustability is achieved, and the adjustment of the duty ratio of the oscillator with high precision is achieved. The invention realizes the purpose of digital adjustability by using the novel method, and controls the duty ratio more efficiently and accurately. And the digital circuit is adopted to regulate the duty ratio, so that only a small chip area is occupied, and the cost is well saved while the technical problem is solved.

Description

Digital adjustable oscillator

Technical Field

The invention relates to an oscillator, belongs to the field of analog integrated circuits, and particularly relates to a digital adjustable oscillator.

Background

The generation of oscillators in circuits has been a development history for nearly a hundred years. During this period, along with the development of the semiconductor industry at home and abroad, oscillators have been gradually developed from the earliest electronic tubes and transistors to deep submicron or even nanometer level integrated components. As a kind of frequency source, oscillators play an irreplaceable role in various fields of electronics, communications, biotechnology, etc., and have a wide range of effects. Since the beginning of the development of radio, oscillators have become an important part of the received and transmitted signals, and can generate carrier voltages at high frequencies in the transmitter, and also as generators of mixing in the receiver. With the continued advancement of oscillator technology, oscillators are ubiquitous, from the clock generation of microprocessors to carrier synthesis in cellular telephones. Today, the CMOS analog integrated circuit design industry is evolving towards low voltage, low power consumption, high integration. The demand for wearable products is also increasing, the products will eventually develop in a thinner and longer-lasting direction, and the oscillator is used as a basic unit of the analog circuit, and the design of the oscillator is also a hot subject. A voltage-controlled oscillator (VCO) is an oscillator whose output frequency corresponds to an input control voltage, and whose frequency is a function of an input signal voltage, and whose operating state or element parameters of an oscillating circuit are controlled by the input control voltage, so that a voltage-controlled oscillator can be formed. The advantages of the voltage controlled oscillator are mainly: the frequency stability is good, the control sensitivity is high, the frequency modulation range is wide, the frequency offset and the control voltage form a linear relation, and the frequency offset and the control voltage are suitable for integration and the like. However, the duty ratio of the voltage-controlled oscillator is difficult to adjust, sometimes cannot be in a complete switching state, and the driving currents of the ring oscillator and the voltage-controlled oscillator are large, which is not suitable for an energy-saving circuit. Meanwhile, because the accuracy of the duty ratio of the voltage-controlled oscillator is not high, the output voltage of the voltage-controlled oscillator cannot achieve rail-to-rail, namely, the high level cannot reach the positive value of the power supply, the low level cannot reach the negative value of the power supply, and the overall working performance of the circuit is greatly influenced. How to reasonably solve the problem that the duty cycle of the existing oscillator is not easy to adjust is an important difficulty facing the person skilled in the art. The invention provides a digital adjustable oscillator, which realizes high-precision adjustment of the duty ratio of the oscillator by innovatively utilizing a digital circuit, occupies a small chip area, and well saves cost while solving the technical problem.

Disclosure of Invention

In view of one or more problems in the prior art, the invention provides a digital adjustable oscillator, which realizes high-precision adjustment of the duty ratio of the oscillator by using a digital circuit mode and efficiently solves the problem that the duty ratio of the existing oscillator is not easy to adjust.

A digitally tunable oscillator, comprising: the switching control array core circuit is used for adjusting the overturning voltage of the inverter, and the multivibrator core circuit is used for outputting square waves.

Wherein, switch control array core circuit includes:

The first NMOS tube is provided with a grid electrode, a source electrode and a drain electrode, wherein the source electrode is coupled to the drain electrode of the second NMOS tube, the drain electrode is coupled to the drain electrode of the first PMOS tube, and the grid electrode is coupled to the first positive power supply end or a negative power supply end;

the second NMOS tube is provided with a grid electrode, a source electrode and a drain electrode, wherein the source electrode is coupled to the first negative power end, the drain electrode is coupled to the source electrode of the first NMOS tube, and the grid electrode is coupled to the first end of the first diode, the grid electrode of the first PMOS tube and the grid electrode of the third NMOS tube;

The first PMOS tube is provided with a grid electrode, a source electrode and a drain electrode, wherein the source electrode is coupled to the first positive power supply end, the drain electrode is coupled to the drain electrode of the first NMOS tube, and the grid electrode is coupled to the grid electrode of the third NMOS tube, the grid electrode of the second NMOS tube and the input end of the second inverter;

the third NMOS tube is provided with a grid electrode, a source electrode and a drain electrode, wherein the grid electrode is coupled to the grid electrode of the first PMOS tube and the grid electrode of the second NMOS tube, the source electrode is coupled to the first negative power end, and the drain electrode is coupled to the drain electrode of the first PMOS tube and the input end of the second inverter.

Multivibrator core circuit comprising:

The first inverter is provided with an input end, an output end, a positive power supply end and a negative power supply end, wherein the input end of the first inverter is coupled to the first end of the first resistor and the first end of the second capacitor;

A first resistor having a first end and a second end, the first end of the first resistor is coupled to the input end of the first inverter, and the second end of the first resistor is coupled to the first end of the first capacitor and the output end of the first inverter;

A first capacitor having a first end and a second end, the first end of the first capacitor is coupled to the output end of the first inverter, and the second end of the first capacitor is coupled to the first end of the second resistor and the first end of the first diode;

a second resistor having a first end and a second end, the first end of the second resistor is coupled to the second end of the first capacitor, and the second end of the second resistor is coupled to the input end of the second inverter;

The second inverter is provided with an input end, an output end, a positive power supply end and a negative power supply end, the input end of the second inverter is coupled to the second end of the second resistor and the second end of the second capacitor, the positive power supply end is coupled to the first positive power supply, and the negative power supply end is coupled to the first negative power supply end;

A second capacitor having a first end coupled to the input of the first inverter and a second end coupled to the first end of the second diode and the second end of the second resistor;

a first diode having a first terminal coupled to the second terminal of the first capacitor and a second terminal coupled to the first negative power terminal;

the second diode has a first end and a second end, the first end of the second diode is coupled to the second end of the second capacitor, and the second end of the second diode is coupled to the first negative power supply end.

Meanwhile, the first negative power terminal mentioned above is coupled to the ground, and the first positive power terminal mentioned above is coupled to the power source.

Meanwhile, the switch control array core circuit is characterized in that:

The transistors connected in parallel with the second NMOS tube in the switch control array core circuit are NMOS tubes, and the second NMOS tube and the NMOS tube connected in parallel with the second NMOS tube are used as input tubes;

the transistors connected in parallel with the first NMOS tube in the switch control array core circuit are NMOS tubes, and the first NMOS tube and the NMOS tube connected in parallel with the first NMOS tube are used as gating switch tubes.

The grid electrode of the first NMOS tube is coupled to the first positive power supply end or a negative power supply end, when the grid electrode of the first NMOS tube is coupled to the first positive power supply end, the gating switch tube works, the switch control array starts to work, and when the grid electrode of the first NMOS tube is coupled to the first negative power supply end, the gating switch tube is turned off, and the switch control array stops working.

In the switch control array core circuit, the operation of gating a plurality of switch tubes is equal to the parallel connection of a plurality of NMOS tubes serving as input, namely, the parallel connection of a plurality of input tubes.

Meanwhile, a first inverter (I1) and a switch control array core circuit in the multivibrator core circuit form two basic NOT gates of the monosymmetric multivibrator, the width-to-length ratio of the switch control array core circuit is adjusted, the overturning voltage of the inverter is adjusted, the duty ratio of an output waveform is controlled, the resistance value of a first resistor (R1) of a feedback resistor is equal to that of a second resistor (R2), the value of a first capacitor (C1) is equal to that of a second capacitor (C2), the oscillation period of the multivibrator is determined together, the second inverter (I2) is used as an output buffer, and rectangular square waves generated by the oscillator are shaped and denoised.

The digital adjustable oscillator provided by the invention has the advantages that the switch control array core circuit is used for adjusting the overturning voltage of the inverter, the multivibrator core circuit is used for outputting square waves, the duty ratio of pulse waves can be adjusted through the switch control array core circuit, the effect of the digital adjustable oscillator is achieved, the technical problem that the precision control capability of the oscillator is not high in the current technical field is solved, the purpose of digital adjustment is achieved by the novel method, and the control of the duty ratio is more efficient and accurate. And the digital circuit is adopted to regulate the duty ratio, so that only a small chip area is occupied, and the cost is well saved while the technical problem is solved.

Drawings

Specific embodiments of the present invention will be described in detail below with reference to the drawings, wherein like reference numerals refer to like parts or features.

FIG. 1 shows a schematic circuit diagram of a multi-harmonic oscillator;

fig. 2 shows a schematic diagram of a digitally tunable duty cycle multivibrator circuit according to one embodiment of the invention.

Detailed Description

The particular embodiments described below represent exemplary embodiments of the present invention and are merely exemplary in nature and not limiting. In the following description, numerous specific details are set forth in order to provide a thorough understanding of the present invention. However, it will be apparent to one of ordinary skill in the art that: these specific details are not necessary for the invention. In other instances, well-known circuits, materials, or methods have not been described in detail in order not to obscure the invention.

Reference in the specification to "one embodiment" or "an embodiment" means that a particular feature, structure, or characteristic described in connection with the embodiment is included in at least one embodiment of the invention. The appearances of the phrase "in one embodiment" in various places in the specification are not all referring to the same embodiment, nor are other embodiments or alternative embodiments mutually exclusive. All of the features disclosed in this specification, or all of the steps in a method or process disclosed, may be combined in any combination, except for mutually exclusive features and/or steps. Moreover, those of ordinary skill in the art will appreciate that the illustrations provided herein are for illustrative purposes and that the illustrations are not necessarily drawn to scale. It will be understood that when an element is referred to as being "connected" or "coupled" to another element, it can be directly connected or coupled to the other element or intervening elements may be present. In contrast, when an element is referred to as being "directly connected to" or "directly coupled to" another element, there are no intervening elements present. Like reference numerals designate like elements. When an element is said to "receive" a signal, it may be directly received, or may be received through a switch, a resistor, a level shifter, a signal processing unit, or the like. The term "and/or" as used herein includes any and all combinations of one or more of the associated listed items.

Fig. 1 shows a schematic circuit diagram of a multi-harmonic oscillator, and after the circuit is powered up, if u I1 increases in voltage in an initial state, the following positive feedback process is caused:

uI1↑→uo2↓→uI2↓→uo2↑→uI1↑ (1)

In the process, u O1 is quickly changed to low level, u O2 is changed to high level, and the circuit enters transient 1. After this, since u o2 is higher than u I2, capacitor C2 charges capacitor C1 through resistor R2, while u I1 decreases due to discharging of C2. Because the charging time constant is smaller than the discharging realization constant, the charging speed is faster than the discharging speed, u I1 reaches the threshold voltage of G2 to cause G2 to turn over, and the following positive feedback process is caused, and the circuit enters transient 2.

uI2↑→uo1↓→uI1↓→uo1↑→uI2↑ (2)

Thereafter C1 discharges and C2 charges, causing u I1 to rise further, triggering the positive feedback process of equation (1), and the circuit reverts back to transient 1. In this way, the circuit repeatedly cycles through transitions 1 and 2, thereby producing a rectangular pulse output.

According to the waveform analysis of the multivibrator, the oscillation frequency of the oscillator is related to two transients, and the two tentative settling times are determined by the charge and discharge times of the capacitors C1 and C2. Let the time of transient 1 of the oscillator be T1 and the time of transient 2 be T2.u I1 rises from-0.5V to the NOT threshold voltage for a time T1. Similarly, T2 is the time for u I2 to drop from +0.5V to the NOT threshold voltage.

According to the calculation formula of the charging and discharging process of the RC circuit:

the calculation formula of the charge and discharge time of the RC circuit is as follows:

Where τ is a time constant, τ=rc

At the moment the capacitor starts to charge, there is uc (t 0) = -0.7V, after the charging is completed and the steady state is entered, regarded as u c% infinity) =vdd. When the inverter MOS transistor is completely symmetrical, the final value u c(t0)=uth =vdd/2 after the capacitor is charged can be considered. From the above conditions, the time for maintaining transient 1 can be known

Similarly, the maintenance time of transient 2 is known as:

and (3) synthesizing formulas (5) and (6), wherein the oscillation period of the oscillator is as follows:

T=T1+T2=1.4RC (7)

The oscillation frequency is the inverse of the oscillation period, and then the oscillation frequency is:

for the inverter in the multivibrator, when the PMOS tube and the NMOS tube are symmetrical, the inversion voltage of the inverter is generally regarded as VDD/2, and the NMOS tube and the PMOS tube work in a saturation region. For the MOS in the saturation region, the I-V characteristic equation is

When the input voltage of the inverter is just equal to the flip voltage, the NMOS and the PMOS both work in the saturation region, at the moment, the two tubes are both conducted, and the drain-source current I D is maximum. Under the condition that I D is fixed, according to the formula (9), the width-to-length ratio of the MOS tube is inversely proportional to the overdrive voltage. Thus, the inverting voltage of the inverter can be changed by adjusting the width-to-length ratio of the tube.

The invention provides an oscillator, which aims to solve the problem that the duty ratio of the existing oscillator is not easy to adjust.

To achieve the above-described idea, the present invention provides a digitally tunable oscillator, and fig. 2 shows a schematic diagram of a digitally tunable duty cycle multivibrator circuit according to one embodiment of the present invention. The digitally tunable oscillator includes: the switching control array core circuit is used for adjusting the overturning voltage of the inverter, and the multivibrator core circuit is used for outputting square waves.

Wherein, switch control array core circuit includes:

The first NMOS tube is provided with a grid electrode, a source electrode and a drain electrode, wherein the source electrode is coupled to the drain electrode of the second NMOS tube, the drain electrode is coupled to the drain electrode of the first PMOS tube, and the grid electrode is coupled to the first positive power supply end or a negative power supply end;

the second NMOS tube is provided with a grid electrode, a source electrode and a drain electrode, wherein the source electrode is coupled to the first negative power end, the drain electrode is coupled to the source electrode of the first NMOS tube, and the grid electrode is coupled to the first end of the first diode, the grid electrode of the first PMOS tube and the grid electrode of the third NMOS tube;

The first PMOS tube is provided with a grid electrode, a source electrode and a drain electrode, wherein the source electrode is coupled to the first positive power supply end, the drain electrode is coupled to the drain electrode of the first NMOS tube, and the grid electrode is coupled to the grid electrode of the third NMOS tube, the grid electrode of the second NMOS tube and the input end of the second inverter;

the third NMOS tube is provided with a grid electrode, a source electrode and a drain electrode, wherein the grid electrode is coupled to the grid electrode of the first PMOS tube and the grid electrode of the second NMOS tube, the source electrode is coupled to the first negative power end, and the drain electrode is coupled to the drain electrode of the first PMOS tube and the input end of the second inverter.

Multivibrator core circuit comprising:

The first inverter is provided with an input end, an output end, a positive power supply end and a negative power supply end, wherein the input end of the first inverter is coupled to the first end of the first resistor and the first end of the second capacitor;

A first resistor having a first end and a second end, the first end of the first resistor is coupled to the input end of the first inverter, and the second end of the first resistor is coupled to the first end of the first capacitor and the output end of the first inverter;

A first capacitor having a first end and a second end, the first end of the first capacitor is coupled to the output end of the first inverter, and the second end of the first capacitor is coupled to the first end of the second resistor and the first end of the first diode;

a second resistor having a first end and a second end, the first end of the second resistor is coupled to the second end of the first capacitor, and the second end of the second resistor is coupled to the input end of the second inverter;

The second inverter is provided with an input end, an output end, a positive power supply end and a negative power supply end, the input end of the second inverter is coupled to the second end of the second resistor and the second end of the second capacitor, the positive power supply end is coupled to the first positive power supply, and the negative power supply end is coupled to the first negative power supply end;

A second capacitor having a first end coupled to the input of the first inverter and a second end coupled to the first end of the second diode and the second end of the second resistor;

a first diode having a first terminal coupled to the second terminal of the first capacitor and a second terminal coupled to the first negative power terminal;

the second diode has a first end and a second end, the first end of the second diode is coupled to the second end of the second capacitor, and the second end of the second diode is coupled to the first negative power supply end.

Meanwhile, the first negative power terminal mentioned above is coupled to the ground, and the first positive power terminal mentioned above is coupled to the power source.

Meanwhile, the switch control array core circuit is characterized in that:

The transistors connected in parallel with the second NMOS tube in the switch control array core circuit are NMOS tubes, and the second NMOS tube and the NMOS tube connected in parallel with the second NMOS tube are used as input tubes;

the transistors connected in parallel with the first NMOS tube in the switch control array core circuit are NMOS tubes, and the first NMOS tube and the NMOS tube connected in parallel with the first NMOS tube are used as gating switch tubes.

The grid electrode of the first NMOS tube is coupled to the first positive power supply end or a negative power supply end, when the grid electrode of the first NMOS tube is coupled to the first positive power supply end, the gating switch tube works, the switch control array starts to work, and when the grid electrode of the first NMOS tube is coupled to the first negative power supply end, the gating switch tube is turned off, and the switch control array stops working.

In the switch control array core circuit, the operation of gating a plurality of switch tubes is equal to the parallel connection of a plurality of NMOS tubes serving as input, namely, the parallel connection of a plurality of input tubes.

Meanwhile, the multivibrator core circuit is characterized in that:

The first inverter (I1) and the switch control array core circuit form two basic NOT gates of the single-symmetrical multivibrator, the width-to-length ratio of the switch control array core circuit is adjusted, the overturning voltage of the inverter is adjusted, the duty ratio of an output waveform is controlled, the resistance value of a first resistor (R1) of the feedback resistor is equal to that of a second resistor (R2), the value of a first capacitor (C1) is equal to that of a second capacitor (C2), the oscillation period of the multivibrator is determined jointly, the second inverter (I2) is used as an output buffer, and rectangular square waves generated by the oscillator are shaped and denoised.

The first diode (D1) and the second diode (D2) are parasitic diodes generated by process problems, and are reversely biased and grounded. The switch control array core circuit controls the conduction of the input NMOS tube by controlling the gating switch NMOS tube, so that the width-to-length ratio of the first PMOS tube PMOS1 and the third NMOS tube NMOS3 is changed to change the duty ratio of the output waveform of the oscillator.

The use of the terms "a," "an," and the like in this disclosure do not exclude a plurality. The terms "first," "second," and the like herein merely denote the order of appearance in the description of the embodiments, in order to distinguish one element from another. The presence of "first" and "second" in the claims is only for the purpose of facilitating a quick understanding of the claims and is not intended to be limiting. Any reference signs in the claims shall not be construed as limiting the scope.

The foregoing description of the embodiments has been provided for the purpose of illustrating the general principles of the invention, and is not meant to limit the invention thereto, but to limit the invention thereto, and any modifications, equivalents, improvements and equivalents thereof may be made without departing from the spirit and principles of the invention.

Claims (7)

1. A digitally tunable oscillator, comprising: the switching control array core circuit is used for adjusting the overturning voltage of the inverter, and the multivibrator core circuit is used for outputting square waves;

The switch control array core circuit comprises:

The first NMOS tube is provided with a grid electrode, a source electrode and a drain electrode, wherein the source electrode is coupled to the drain electrode of the second NMOS tube, the drain electrode is coupled to the drain electrode of the first PMOS tube, and the grid electrode is coupled to the first positive power supply end or a negative power supply end;

the second NMOS tube is provided with a grid electrode, a source electrode and a drain electrode, wherein the source electrode is coupled to the first negative power end, the drain electrode is coupled to the source electrode of the first NMOS tube, and the grid electrode is coupled to the first end of the first diode, the grid electrode of the first PMOS tube and the grid electrode of the third NMOS tube;

The first PMOS tube is provided with a grid electrode, a source electrode and a drain electrode, wherein the source electrode is coupled to the first positive power supply end, the drain electrode is coupled to the drain electrode of the first NMOS tube, and the grid electrode is coupled to the grid electrode of the third NMOS tube, the grid electrode of the second NMOS tube and the input end of the second inverter;

The third NMOS tube is provided with a grid electrode, a source electrode and a drain electrode, wherein the grid electrode is coupled to the grid electrode of the first PMOS tube and the grid electrode of the second NMOS tube, the source electrode is coupled to the first negative power supply end, and the drain electrode is coupled to the drain electrode of the first PMOS tube and the input end of the second inverter;

The multivibrator core circuit comprises:

The first inverter is provided with an input end, an output end, a positive power supply end and a negative power supply end, wherein the input end of the first inverter is coupled to the first end of the first resistor and the first end of the second capacitor;

A first resistor having a first end and a second end, the first end of the first resistor is coupled to the input end of the first inverter, and the second end of the first resistor is coupled to the first end of the first capacitor and the output end of the first inverter;

A first capacitor having a first end and a second end, the first end of the first capacitor is coupled to the output end of the first inverter, and the second end of the first capacitor is coupled to the first end of the second resistor and the first end of the first diode;

a second resistor having a first end and a second end, the first end of the second resistor is coupled to the second end of the first capacitor, and the second end of the second resistor is coupled to the input end of the second inverter;

The second inverter is provided with an input end, an output end, a positive power supply end and a negative power supply end, the input end of the second inverter is coupled to the second end of the second resistor and the second end of the second capacitor, the positive power supply end is coupled to the first positive power supply, and the negative power supply end is coupled to the first negative power supply end;

A second capacitor having a first end coupled to the input of the first inverter and a second end coupled to the first end of the second diode and the second end of the second resistor;

a first diode having a first terminal coupled to the second terminal of the first capacitor and a second terminal coupled to the first negative power terminal;

the second diode has a first end and a second end, the first end of the second diode is coupled to the second end of the second capacitor, and the second end of the second diode is coupled to the first negative power supply end.

2. The digitally tunable oscillator of claim 1, wherein the first negative power terminal is coupled to ground and the first positive power terminal is coupled to a power supply.

3. A digitally tunable oscillator according to claim 2, wherein,

The transistors connected in parallel with the second NMOS tube in the switch control array core circuit are NMOS tubes, and the second NMOS tube and the NMOS tube connected in parallel with the second NMOS tube are used as input tubes;

the transistors connected in parallel with the first NMOS tube in the switch control array core circuit are NMOS tubes, and the first NMOS tube and the NMOS tube connected in parallel with the first NMOS tube are used as gating switch tubes.

4. The digitally tunable oscillator of claim 2, wherein the gate of the first NMOS transistor is coupled to the first positive power terminal or a negative power terminal, the gate switch transistor is turned on when the gate of the first NMOS transistor is coupled to the first positive power terminal, the switch control array is turned on, and the gate switch transistor is turned off when the gate of the first NMOS transistor is coupled to the first negative power terminal, the switch control array is turned off.

5. A digitally tunable oscillator according to claim 2, wherein the switching control array core circuit is operable by gating a plurality of switching transistors to equal a plurality of NMOS transistors serving as inputs in parallel, i.e. to equal a plurality of input transistors in parallel.

6. A digitally tunable oscillator according to claim 2, wherein the multivibrator core circuit:

The first resistor and the second resistor are used as feedback resistors, the resistance value of the first resistor is equal to that of the second resistor, the capacitance value of the first capacitor is equal to that of the second capacitor, and the oscillation period of the multivibrator is determined by the first resistor, the second resistor, the first capacitor and the second capacitor together.

7. A digitally tunable oscillator according to claim 2, wherein the second inverter in the multivibrator core circuit acts as an output buffer to shape and denoise a rectangular square wave generated by the oscillator.

CN201910026783.3A 2019-01-11 2019-01-11 Digital adjustable oscillator Active CN109474260B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201910026783.3A CN109474260B (en) 2019-01-11 2019-01-11 Digital adjustable oscillator

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201910026783.3A CN109474260B (en) 2019-01-11 2019-01-11 Digital adjustable oscillator

Publications (2)

Publication Number Publication Date
CN109474260A CN109474260A (en) 2019-03-15
CN109474260B true CN109474260B (en) 2024-05-24

Family

ID=65678521

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201910026783.3A Active CN109474260B (en) 2019-01-11 2019-01-11 Digital adjustable oscillator

Country Status (1)

Country Link
CN (1) CN109474260B (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN112600518B (en) * 2021-01-06 2024-02-27 北京中科芯蕊科技有限公司 Automatic amplitude control type crystal oscillator

Citations (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CA2250538A1 (en) * 1998-10-30 2000-04-30 Mosaid Technologies Incorporated Duty cycle regulator
CN101141121A (en) * 2006-09-05 2008-03-12 硅谷数模半导体(北京)有限公司 Oscillation frequency fluctuation reduced ring oscillation circuit and IC chip equipped with the circuit
CN102158202A (en) * 2011-04-15 2011-08-17 上海大学 High accuracy digital adjustable RC (Resistance Capacitance) oscillator
CN102739197A (en) * 2012-07-17 2012-10-17 杭州士兰微电子股份有限公司 RC (remote control) annular oscillator and voltage regulating method thereof
CN103475338A (en) * 2013-09-25 2013-12-25 无锡中星微电子有限公司 High-precision low-voltage oscillator
US9007140B1 (en) * 2013-01-08 2015-04-14 University Of South Florida Digitally controlled wide range pulse width modulator
CN104868881A (en) * 2015-06-02 2015-08-26 电子科技大学 Relaxation oscillator with average voltage feedback
CN204615786U (en) * 2015-03-30 2015-09-02 安庆富士电梯有限公司 A kind of New type of current control CMOS pierce circuit
CN106026983A (en) * 2016-06-14 2016-10-12 武汉大学 Ring oscillator
CN108039885A (en) * 2018-02-11 2018-05-15 成都信息工程大学 A kind of high speed dividing method and there is the high-speed frequency divider of duty cycle adjustment
CN108494384A (en) * 2018-04-16 2018-09-04 电子科技大学 It is a kind of to trim circuit for oscillator
CN108574476A (en) * 2017-03-07 2018-09-25 中芯国际集成电路制造(上海)有限公司 Clock generation circuit and electronic system
CN209545549U (en) * 2019-01-11 2019-10-25 成都信息工程大学 A kind of adjustable oscillator of number

Patent Citations (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CA2250538A1 (en) * 1998-10-30 2000-04-30 Mosaid Technologies Incorporated Duty cycle regulator
CN101141121A (en) * 2006-09-05 2008-03-12 硅谷数模半导体(北京)有限公司 Oscillation frequency fluctuation reduced ring oscillation circuit and IC chip equipped with the circuit
CN102158202A (en) * 2011-04-15 2011-08-17 上海大学 High accuracy digital adjustable RC (Resistance Capacitance) oscillator
CN102739197A (en) * 2012-07-17 2012-10-17 杭州士兰微电子股份有限公司 RC (remote control) annular oscillator and voltage regulating method thereof
US9007140B1 (en) * 2013-01-08 2015-04-14 University Of South Florida Digitally controlled wide range pulse width modulator
CN103475338A (en) * 2013-09-25 2013-12-25 无锡中星微电子有限公司 High-precision low-voltage oscillator
CN204615786U (en) * 2015-03-30 2015-09-02 安庆富士电梯有限公司 A kind of New type of current control CMOS pierce circuit
CN104868881A (en) * 2015-06-02 2015-08-26 电子科技大学 Relaxation oscillator with average voltage feedback
CN106026983A (en) * 2016-06-14 2016-10-12 武汉大学 Ring oscillator
CN108574476A (en) * 2017-03-07 2018-09-25 中芯国际集成电路制造(上海)有限公司 Clock generation circuit and electronic system
CN108039885A (en) * 2018-02-11 2018-05-15 成都信息工程大学 A kind of high speed dividing method and there is the high-speed frequency divider of duty cycle adjustment
CN108494384A (en) * 2018-04-16 2018-09-04 电子科技大学 It is a kind of to trim circuit for oscillator
CN209545549U (en) * 2019-01-11 2019-10-25 成都信息工程大学 A kind of adjustable oscillator of number

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
一种大电流LDO稳压器的设计;杨燕 等;《微电子学》;第46卷(第2期);198-201+206 *

Also Published As

Publication number Publication date
CN109474260A (en) 2019-03-15

Similar Documents

Publication Publication Date Title
US7733191B2 (en) 2010-06-08 Oscillator devices and methods thereof
CN103595244B (en) 2016-03-09 There is the relaxation oscillator of frequency jittering function
CN111697947B (en) 2021-08-31 High-precision wide-range relaxation oscillator insensitive to temperature
US10804888B1 (en) 2020-10-13 Delay circuit and electronic system equipped with delay circuit
CN104124921A (en) 2014-10-29 Current mode comparator based low voltage low power consumption CMOS (Complementary Metal Oxide Semiconductors) relaxation oscillator and method
CN104242820B (en) 2017-09-08 A kind of low-power consumption stream control ring oscillator with temperature-compensating
CN106788338A (en) 2017-05-31 RC oscillating circuits
CN105720946A (en) 2016-06-29 Relaxation oscillator
US10135428B2 (en) 2018-11-20 Methods and apparatus for a low power relaxation oscillator
CN105071801A (en) 2015-11-18 Low-power-consumption tail current ring oscillation circuit resistant to process, voltage and temperature changes
CN109474260B (en) 2024-05-24 Digital adjustable oscillator
CN110445467B (en) 2023-07-07 Oscillator circuit
Moazedi et al. 2011 A highly-linear modified pseudo-differential current starved delay element with wide tuning range
CN108649928B (en) 2021-07-27 Oscillator circuit with freely adjustable frequency and duty ratio
CN106444344A (en) 2017-02-22 High-stability clock generation circuit based on automatic biasing frequency locking ring
CN209545549U (en) 2019-10-25 A kind of adjustable oscillator of number
CN111092609B (en) 2023-03-21 RC relaxation oscillator without reference voltage
CN110336558B (en) 2024-02-13 Oscillator circuit and integrated circuit
US6271735B1 (en) 2001-08-07 Oscillator controller with first and second voltage reference
CN110943713B (en) 2024-11-26 A CMOS ring oscillator with adjustable pulse width and frequency
CN206698185U (en) 2017-12-01 A kind of oscillating circuit and oscillator
CN212343748U (en) 2021-01-12 Pulse width frequency adjustable CMOS ring oscillator
CN111193475B (en) 2023-05-23 High-precision low-power-consumption oscillator
CN108365836B (en) 2024-07-19 Novel relaxation oscillator circuit
CN114268297A (en) 2022-04-01 Relaxation oscillator circuit with temperature compensation

Legal Events

Date Code Title Description
2019-03-15 PB01 Publication
2019-03-15 PB01 Publication
2019-04-09 SE01 Entry into force of request for substantive examination
2019-04-09 SE01 Entry into force of request for substantive examination
2024-05-24 GR01 Patent grant
2024-05-24 GR01 Patent grant