CN111934530B - Multi-power supply management system of integrated circuit tester - Google Patents
- ️Tue Dec 29 2020
CN111934530B - Multi-power supply management system of integrated circuit tester - Google Patents
Multi-power supply management system of integrated circuit tester Download PDFInfo
-
Publication number
- CN111934530B CN111934530B CN202011002016.8A CN202011002016A CN111934530B CN 111934530 B CN111934530 B CN 111934530B CN 202011002016 A CN202011002016 A CN 202011002016A CN 111934530 B CN111934530 B CN 111934530B Authority
- CN
- China Prior art keywords
- power
- unit
- voltage
- power supply
- control module Prior art date
- 2020-09-22 Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 238000012360 testing method Methods 0.000 claims abstract description 18
- 238000005259 measurement Methods 0.000 claims description 39
- 238000005516 engineering process Methods 0.000 abstract description 7
- 238000010586 diagram Methods 0.000 description 8
- 238000000034 method Methods 0.000 description 8
- 102100024359 Exosome complex exonuclease RRP44 Human genes 0.000 description 5
- 101000627103 Homo sapiens Exosome complex exonuclease RRP44 Proteins 0.000 description 5
- 101100163122 Arabidopsis thaliana ARPC2A gene Proteins 0.000 description 4
- 101100191082 Saccharomyces cerevisiae (strain ATCC 204508 / S288c) GLC7 gene Proteins 0.000 description 4
- 101100030351 Schizosaccharomyces pombe (strain 972 / ATCC 24843) dis2 gene Proteins 0.000 description 4
- 101100109978 Arabidopsis thaliana ARP3 gene Proteins 0.000 description 3
- 101100427547 Saccharomyces cerevisiae (strain ATCC 204508 / S288c) ULS1 gene Proteins 0.000 description 3
- 239000003990 capacitor Substances 0.000 description 3
- 101150117607 dis1 gene Proteins 0.000 description 3
- 230000002159 abnormal effect Effects 0.000 description 2
- 238000011161 development Methods 0.000 description 2
- 230000003321 amplification Effects 0.000 description 1
- 230000009286 beneficial effect Effects 0.000 description 1
- 238000013461 design Methods 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000003199 nucleic acid amplification method Methods 0.000 description 1
- 238000005070 sampling Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
- H02M1/00—Details of apparatus for conversion
- H02M1/36—Means for starting or stopping converters
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02H—EMERGENCY PROTECTIVE CIRCUIT ARRANGEMENTS
- H02H7/00—Emergency protective circuit arrangements specially adapted for specific types of electric machines or apparatus or for sectionalised protection of cable or line systems, and effecting automatic switching in the event of an undesired change from normal working conditions
- H02H7/20—Emergency protective circuit arrangements specially adapted for specific types of electric machines or apparatus or for sectionalised protection of cable or line systems, and effecting automatic switching in the event of an undesired change from normal working conditions for electronic equipment
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
- H02M1/00—Details of apparatus for conversion
- H02M1/32—Means for protecting converters other than automatic disconnection
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Tests Of Electronic Circuits (AREA)
Abstract
The application relates to a multi-power management system of an integrated circuit testing machine, comprising: the power-off time sequence control module is connected with the power-off time sequence control module; the control module is connected with the power-off time sequence control module and used for generating a power-off signal; the power-down time sequence control module comprises a plurality of power-down units, the plurality of power-down units are connected in a cascade mode, and the input end of the power-down unit of the first stage in the plurality of power-down units is connected with the control module; the output end of each power-down unit in the plurality of power-down units is respectively connected with at least one power supply in the plurality of power supplies; the power-off unit is used for controlling the power supply connected with the power-off unit to be powered off and sending a signal for powering off to the power-off unit of the next stage under the condition of receiving the power-off signal. By the multi-power management system of the integrated circuit testing machine, the problem that the power-down time sequence of the multi-power management system of the integrated circuit testing machine is not managed or is insufficient in management in the related technology is solved.
Description
Technical Field
The present application relates to the field of power management technologies, and in particular, to a multi-power management system for an integrated circuit tester.
Background
With the development of electronic technology, the structures of circuit systems of various electronic products become more and more complex, and usually a plurality of power supplies are needed to supply power, and power management technology is developed in order to ensure the reliability of system operation. The multi-power supply system has high requirement on the reliability of power supply, wherein the power-on time sequence and power-off time sequence control are very important technologies in the multi-power supply system, and directly influence the reliability of starting and shutting down of electronic products. If the power-on time sequence and the power-off time sequence of the multi-power-supply power supply system are not well controlled, the system data loss is rarely caused, and circuit components are damaged, so that the system fault is caused.
At present, a multi-power management system only considers the management of the power supply of a control chip, and other chips are uniformly powered on and powered off, so that when the power supply of a certain chip is abnormal, the other chips are damaged due to uniform power on and power off control. Meanwhile, the conventional multi-power management system only considers the management of the power-on time sequence, and does not manage or manage the power-off time sequence of the multi-power management system insufficiently, so that chips of other components in electronic products or systems are damaged.
At present, no effective solution is provided for the problem that the power-off sequence of a multi-power system is not managed or is not managed sufficiently in the related art.
Disclosure of Invention
The embodiment of the application provides a multi-power management system of an integrated circuit testing machine, which is used for at least solving the problem that the power-down time sequence of the multi-power system is not managed or is not managed sufficiently in the related technology.
In a first aspect, an embodiment of the present application provides a multiple power management system for an integrated circuit tester, configured to control multiple power supplies, including: the power-off time sequence control module is connected with the power-off time sequence control module; the control module is connected with the power-off time sequence control module and used for generating a power-off signal; the power-off time sequence control module comprises a plurality of power-off units, the plurality of power-off units are connected in a cascade mode, and the input end of the power-off unit at the first stage in the plurality of power-off units is connected with the control module; the output end of each power-down unit in the plurality of power-down units is respectively connected with at least one power supply in the plurality of power supplies; the power-off unit is used for controlling a power supply connected with the power-off unit to be powered off and sending a signal for powering off to the power-off unit of the next stage under the condition of receiving the power-off signal.
In some of these embodiments, the power-down unit includes: a first input terminal, a second input terminal, a first output terminal and a second output terminal; the first input end is connected with the control module; the first output terminal is connected with at least one power supply in the plurality of power supplies; the second output end is connected with the second input end of the power-down unit of the next stage; the second input end of the first-stage power-down unit is connected with a power supply of the power-down time sequence control module, and the voltage of the power supply is within a first set voltage range; the power-down unit is configured to control the power supply connected to the first output terminal to power down when the voltage at the second input terminal is within the first set voltage range and the first input terminal receives the power-down signal, and output the voltage within the first set voltage range to the second input terminal of the power-down unit at the next stage through the second output terminal.
In some of these embodiments, the power down unit comprises a lower electronic unit and a voltage control subunit, wherein the lower electronic unit comprises the first input, the second input, and the first output; the first output end of the lower electronic unit is connected with the voltage control subunit, and the voltage control subunit comprises the second output end; the lower electronic unit is used for controlling the power supply connected with the first output end to be powered off and sending a signal for controlling the power supply connected with the first output end to be powered off to the voltage control subunit under the condition that the voltage of the second input end is within a first set voltage range and the first input end receives the power-off signal; and the voltage control subunit is configured to, when receiving a signal for controlling the power down of the power supply connected to the first output terminal, output a voltage within the first set voltage range to the second input terminal of the power down unit of the next stage through the second output terminal.
In some embodiments, the voltage control subunit includes a switching tube and a resistor, the switching tube includes a control end, an input end and an output end, wherein the control end of the switching tube is connected to the first output end, the input end of the switching tube is connected to the power supply of the power-down timing control module after being connected in series with the resistor, and the input end of the switching tube serves as the second output end; the output end of the switch tube is grounded; the switch tube is used for switching on the input end and the output end of the switch tube when the control end of the switch tube receives a signal for controlling the power-off of the power supply connected with the first output end, so that the second output end outputs the voltage within the first set voltage range.
In some of these embodiments, the multiple power management system of the integrated circuit tester further comprises: a voltage measurement module; wherein,
the voltage measuring module is connected with the plurality of power supplies and the control module and is used for measuring the output voltage of each power supply in the plurality of power supplies; the control module is used for generating the lower electric signal under the condition that the output voltage of at least one power supply in the plurality of power supplies is not in a second set voltage range.
In some of these embodiments, the multiple power management system of the integrated circuit tester further comprises: the power-on time sequence control module comprises a plurality of power-on units, the plurality of power-on units are connected in a cascade mode, and the input end of the power-on unit at the first stage in the plurality of power-on units is connected with the control module; the output end of each power-on unit in the plurality of power-on units is respectively connected with at least one power supply in the plurality of power supplies; the power-on unit is used for controlling a power supply connected with the power-on unit to be powered on under the condition of receiving a power-on signal, and sending a signal for powering on to the next power-on unit.
In some of these embodiments, the power-up unit includes: a third input, a fourth input, and a third output; the third input end of the first-stage power-on unit in the plurality of power-on units is connected with the control module; the third output is connected to at least one of the plurality of power supplies; the third output end is also connected with the third input end of the next-stage power-on unit; the fourth input end is used for receiving a signal indicating whether the output voltage of the power supply connected with the third output end is in a second set voltage range or not; the power-on unit is configured to control the power supply connected to the third output terminal to be powered on and output a power-on signal to a third input terminal of the next power-on unit through the third output terminal when the output voltage of the power supply connected to the third output terminal is within the second set voltage range and the third input terminal receives the power-on signal.
In some of these embodiments, the multiple power management system of the integrated circuit tester further comprises: a voltage measurement module; the third input end is connected with the control module; the voltage measuring module is connected with the plurality of power supplies and the control module; the voltage measuring module is used for measuring the output voltage of each power supply in the plurality of power supplies; the control module is configured to send a signal to the fourth input terminal, where the signal indicates that the output voltage of the power supply connected to the third output terminal is within a second set voltage range, when the output voltage of the power supply connected to the third output terminal is within the second set voltage range.
In some of these embodiments, the multiple power management system of the integrated circuit tester further comprises: a plurality of voltage measurement modules, wherein each voltage measurement module is respectively used for measuring the output voltage of each power supply in the plurality of power supplies; the fourth input end is connected with a voltage measuring module used for measuring the power supply connected with the third output end.
In some of these embodiments, the voltage measurement module comprises: the device comprises a plurality of voltage division units, a selection unit and a measurement unit; the plurality of voltage division units are connected with the selection unit, and the selection unit is connected with the measurement unit; each voltage division unit in the plurality of voltage division units is respectively connected with one power supply in the plurality of power supplies; the selection unit is used for selecting one power supply from the plurality of power supplies to be measured by the measurement unit; the measuring unit is connected with the control module.
Compared with the related art, the multi-power management system of the integrated circuit tester provided by the embodiment of the application comprises: the power-off time sequence control module is connected with the power-off time sequence control module; the control module is connected with the power-off time sequence control module and used for generating a power-off signal; the power-down time sequence control module comprises a plurality of power-down units, the plurality of power-down units are connected in a cascade mode, and the input end of the power-down unit of the first stage in the plurality of power-down units is connected with the control module; the output end of each power-down unit in the plurality of power-down units is respectively connected with at least one power supply in the plurality of power supplies; the power-off unit is used for controlling a power supply connected with the power-off unit to power off and sending a signal for powering off to the power-off unit of the next stage under the condition of receiving the power-off signal; through the multi-power management system of the integrated circuit testing machine, the problem that the power-down time sequence of the multi-power system is not managed or is not managed enough in the related technology is solved, and the beneficial effects of managing the power-down time sequence of the multi-power management system and protecting chips in the power system are achieved.
The details of one or more embodiments of the application are set forth in the accompanying drawings and the description below to provide a more thorough understanding of the application.
Drawings
The accompanying drawings, which are included to provide a further understanding of the application and are incorporated in and constitute a part of this application, illustrate embodiment(s) of the application and together with the description serve to explain the application and not to limit the application. In the drawings:
FIG. 1 is a circuit diagram of a multiple power management system of an integrated circuit tester according to a preferred embodiment of the present application;
FIG. 2 is a block diagram of a topology of a multiple power management system of an integrated circuit tester according to the preferred embodiment of the present application;
FIG. 3 is another topology block diagram of a multiple power management system for an integrated circuit tester in accordance with the preferred embodiment of the present application;
FIG. 4 is a block diagram of a topology of a voltage measurement module and control module and a plurality of power supplies according to a preferred embodiment of the present application.
Detailed Description
In order to make the objects, technical solutions and advantages of the present application more apparent, the present application will be described and illustrated below with reference to the accompanying drawings and embodiments. It should be understood that the specific embodiments described herein are merely illustrative of the present application and are not intended to limit the present application. All other embodiments obtained by a person of ordinary skill in the art based on the embodiments provided in the present application without any inventive step are within the scope of protection of the present application.
It is obvious that the drawings in the following description are only examples or embodiments of the present application, and that it is also possible for a person skilled in the art to apply the present application to other similar contexts on the basis of these drawings without inventive effort. Moreover, it should be appreciated that in the development of any such actual implementation, as in any engineering or design project, numerous implementation-specific decisions must be made to achieve the developers' specific goals, such as compliance with system-related and business-related constraints, which may vary from one implementation to another.
Reference in the specification to "an embodiment" means that a particular feature, structure, or characteristic described in connection with the embodiment can be included in at least one embodiment of the specification. The appearances of the phrase in various places in the specification are not necessarily all referring to the same embodiment, nor are separate or alternative embodiments mutually exclusive of other embodiments. Those of ordinary skill in the art will explicitly and implicitly appreciate that the embodiments described herein may be combined with other embodiments without conflict.
Unless defined otherwise, technical or scientific terms referred to herein shall have the ordinary meaning as understood by those of ordinary skill in the art to which this application belongs. Reference to "a," "an," "the," and similar words throughout this application are not to be construed as limiting in number, and may refer to the singular or the plural. The present application is directed to the use of the terms "including," "comprising," "having," and any variations thereof, which are intended to cover non-exclusive inclusions; for example, a process, method, system, article, or apparatus that comprises a list of steps or modules (elements) is not limited to the listed steps or elements, but may include other steps or elements not expressly listed or inherent to such process, method, article, or apparatus. Reference to "connected," "coupled," and the like in this application is not intended to be limited to physical or mechanical connections, but may include electrical connections, whether direct or indirect. The term "plurality" as referred to herein means two or more. "and/or" describes an association relationship of associated objects, meaning that three relationships may exist, for example, "A and/or B" may mean: a exists alone, A and B exist simultaneously, and B exists alone. The character "/" generally indicates that the former and latter associated objects are in an "or" relationship. Reference herein to the terms "first," "second," "third," and the like, are merely to distinguish similar objects and do not denote a particular ordering for the objects.
The embodiment provides a multi-power management system of an integrated circuit testing machine, which is used for controlling a plurality of power supplies. FIG. 1 is a circuit block diagram of a multiple power management system of an integrated circuit tester according to a preferred embodiment of the present application. As shown in fig. 1, a multiple power management system for an integrated circuit tester includes: the power supply control system comprises a
control module100, a power-off time
sequence control module200, a power-on time
sequence control module400 and a
voltage measurement module500, wherein the
control module100 is respectively connected with the power-off time
sequence control module200, the power-on time
sequence control module400 and the
voltage measurement module500 and is used for controlling the power-off time
sequence control module200 to generate a signal for powering off the
power supply300, controlling the power-on time
sequence control module400 to generate a signal for powering on the
power supply300 and controlling the
voltage measurement module500 to measure the output voltage of the
power supply300.
FIG. 2 is a block diagram of a topology of a multiple power management system of an integrated circuit tester according to a preferred embodiment of the present application. As shown in fig. 2, the multiple power management system of the integrated circuit tester includes: a
control module100 and a power-down
sequence control module200; wherein,
the
control module100 is connected to the power-down
timing control module200, and is configured to generate a power-down signal (the power-down signal is an enable signal TRIG that enables the power-down
timing control module200 when the multi-power management system of the integrated circuit tester detects that the
power supply300 is abnormally powered down or the power-down signal is generated).
The power-off
timing control module200 comprises a plurality of power-off units 21, the plurality of power-off units 21 are connected in a cascade manner, and the input end of the power-off unit 21 at the first stage in the plurality of power-off units 21 is connected with the
control module100; the output end of each power-down unit 21 in the plurality of power-down units 21 is respectively connected with at least one power supply in the plurality of
power supplies300; the power-down unit 21 is configured to control the
power supply300 connected thereto to be powered down upon receiving a power-down signal (TRIG), and to transmit a signal for powering down to the power-down unit 21 of the next stage (refer to DIS4, DIS3, DIS2 of fig. 2).
When the multi-POWER management system of the integrated circuit tester operates, the POWER down unit 21 of the first stage can be driven by the voltage (see POWER _ OK in fig. 2) provided by the POWER supply of the POWER down
timing control module200 and the POWER down signal (TRIG) provided by the
control module100, output the POWER down signal to control the
POWER supply300 connected thereto to POWER down, and send a signal for POWER down to the POWER down unit 21 of the next stage (see DIS4 in fig. 2).
The lower power unit 21 of the next stage can be driven by a lower power signal (see DIS4 or DIS3 in fig. 2) output by the lower power unit 21 of the previous stage (which may be the lower power unit 21 of the first stage, or the lower power unit 21 of the next stage connected before and adjacent to the lower power unit 21 of the next stage) and a lower power signal (TRIG) provided by the
control module100, and output the lower power signal (see EN3 or EN2 in fig. 2) and lower the
corresponding power source300.
The power-down unit 21 of the last stage among the plurality of power-down units 21 can be driven by a power-down signal (refer to DIS3 or DIS2 in fig. 2) output from the power-down unit 21 of the previous stage (may be the power-down unit 21 of the first stage, or may be the power-down unit 21 of the next stage that is connected before and adjacent to the power-down unit 21 of the last stage) and a power-down signal (TRIG) provided by the
control module100, and output the power-down signal (refer to EN1 in fig. 2) and power down the
corresponding power supply300.
In this embodiment, the plurality of power down units 21 in cascade connection at least include the power down unit 21 of the first stage and the power down unit 21 of the last stage, where the power down unit 21 of the next stage after the power down unit 21 of the first stage may be the power down unit 21 of the last stage, and may also be the power down unit 21 of the middle stage. In different embodiments, the number of cascaded power down units 21 may be set as desired.
In the power-down sequence control, the power-down unit 21 of the previous stage sends a signal for powering down the
corresponding power supply300, and the power-down signal is transmitted to the power-down unit 21 of the next stage, so that the power-down of the plurality of
power supplies300 is sequentially completed.
In some of these embodiments, the powering down unit 21 comprises: a first input terminal (corresponding to the EN terminal), a second input terminal (corresponding to the VIN terminal), a first output terminal (corresponding to the OUT terminal), and a second output terminal (see DIS4, DIS3, DIS2, DIS1 in fig. 2); the first input end is connected with the control module 100 (the first input end is connected with the power-off enabling
port101 of the
control module100 and receives the control module 100); the first output terminal is connected to at least one
power supply300 of the plurality of
power supplies300; the second output end is connected with the second input end of the next-stage power-down unit 21; the second input terminal of the first POWER-down unit 21 is connected to the POWER supply of the POWER-down timing control module 200 (the network label POWER _ OK is used in fig. 2, and the POWER supply maintains a high level for the second input terminal of the first POWER-down unit 21), and the voltage of the POWER supply is within a first set voltage range; wherein, the power-down unit 21 is configured to control the
power supply300 connected to the first output terminal to power down when the voltage at the second input terminal is within a first set voltage range and the first input terminal receives a power-down signal (TRIG), and output the voltage within the first set voltage range to the second input terminal of the power-down unit 21 of the next stage through the second output terminal (refer to DIS4, DIS3, DIS2, and DIS1 in fig. 2).
It should be noted that, in this embodiment, the power supply of the power-down
timing control module200 is a +3.3V power supply, and the high level provided by the second input terminal of the power-down unit 21 of the power-down power supply of the first stage is divided by the voltage dividing circuit, and then the voltage of the power supply is reduced to the first set voltage range (greater than 0.6V).
It should be noted that, in this embodiment, the
power supply300 controlled to be powered down by the power down
timing control module200 includes a first power supply P1V0 of 1.0V, a second power supply P1V2 of 1.2V, a third power supply P1V8 of 1.8V, a fourth power supply P2V5 of 2.5V, a fifth power supply P5V of 5.0V, a sixth power supply P5V _ a of 5.0V, a seventh power supply-12V of-12V, and an eighth power supply VREF, in a specific embodiment, the power down
timing control module200 includes at least a first power down unit 21, a second power down unit, a third power down unit, and a last power down unit 21, which are sequentially arranged in a power down sequence, wherein the first power down unit 21 can output a power down signal (EN 4) for powering down the third power supply P1V8 and the fourth power supply P2V 5; the second power down unit can output a signal (EN 3) that powers down the first power supply P1V 0; the third power down unit can output a signal (EN 2) to power down the fifth power source P5V, the sixth power source P5V _ a, and the seventh power source-12V; the power-down unit 21 of the final stage can output a signal (EN 1) for powering down the second power source P1V2 and the eighth power source VREF.
In the present embodiment, the second power down unit and the third power down unit are the power down units 21 of the next stage of the middle stage in the present embodiment, and the power down unit 21 of the last stage is the power down unit 21 of the next stage without the next stage power down unit 21.
In some of these embodiments, the power-down unit 21 comprises a lower electronic unit 211 and a voltage control subunit 212, wherein the lower electronic unit 211 comprises said first input terminal, said second input terminal and said first output terminal; said first output terminal of the lower electronic unit 211 is connected to the voltage control subunit 212, the voltage control subunit 212 comprising said second output terminal; the lower electronic unit 211 is configured to control the
power supply300 connected to the first output terminal to be powered down and send signals (corresponding to EN4, EN3, EN2, and EN1) for controlling the
power supply300 connected to the first output terminal to be powered down to the voltage control subunit 212 when the voltage at the second input terminal is within a first set voltage range (vin is greater than 0.6V) and the first input terminal receives a power-down signal (TRIG); and a voltage control subunit 212, configured to, upon receiving a signal for controlling the power-down of the
power supply300 connected to the first output terminal, output a voltage within a first set voltage range to the second input terminal of the power-down unit 21 of the next stage via the second output terminal.
In the present embodiment, the lower electronic unit 211 includes, but is not limited to, a first timing chip.
The logic table of the first timing chip in this embodiment is as follows:
second input (Vin) | First input terminal (EN) | First output terminal (OUT) |
<VFALL | 1 | 1 |
<VFALL | 0 | 1 |
>VFALL | 1 | 1 |
>VFALL | 0 | 0 |
Wherein, VFALLSupply voltage, V, for operation of the first time-sequence chipFALL= 0.6V. When the first output terminal outputs a low level, the
corresponding power supply300 is powered down.
The following describes specific power-down timing control of the power supply 300: taking the first power supply P1V0 as an example, in the multi-power-supply management system of the integrated circuit tester, when detecting that the first power supply P1V0 is abnormally powered down or has a power-down signal, the multi-power-supply management system of the integrated circuit tester performs power-down from the power supply 300 at the extreme end (i.e., the power supply connected to the lower electronic unit 211 of the power-down unit 21 at the first stage in the present embodiment) to the first power supply P1V0, specifically, the process is as follows: the control module 100 outputs a lower electric signal TRIG (low level), the power supply of the lower timing control module 200 provides a voltage within a first preset voltage range, such that the lower electronic unit 211 of the first-stage lower unit 21 outputs a low level along the first output terminal, the third power supply P1V8 and the fourth power supply P2V5 are powered down, and when the first output terminal of the lower electronic unit 211 of the first-stage lower unit 21 outputs a low level, the first input terminal of the lower electronic unit 211 of the second lower unit is at a high level (the +3.3V voltage provided by the power supply is converted into an input voltage of the second input terminal of the lower electronic unit 211 of the second lower unit by the voltage control subunit 212 of the first-stage lower unit 21, the input voltage being greater than 0.6V), and at the same time, the lower electric signal TRIG output by the control module 100, such that the input of the first input terminal of the lower electronic unit 211 of the second lower unit is at a low level, at this time, the lower electronic unit 211 of the second power-down unit operates, the first output terminal of the lower electronic unit 211 of the second power-down unit outputs a low level, and the first power source P1V0 is powered down.
It should be noted that, in the power-down sequence control process, after the power-down unit 21 of the previous stage completes the power-down of the
corresponding power supply300, the power-down signal is transmitted to the power-down unit 21 of the next stage, and thus, the power-down of the plurality of
power supplies300 is completed in sequence.
It should be further noted that, in the power-down sequence control process, the power-down sequence is performed in a reverse power-up sequence, that is, when the voltage of a
certain power source300 does not reach a target value, the power is required to be powered down, and at this time, the power is powered down in a last power-down sequence, that is, the
power source300 connected to the lower electronic unit 211 of the first-stage power-down unit 21 in the embodiment of the present application is powered down sequentially until the
abnormal power source300 is reached, so as to protect the chip in the multi-power-source management system of the integrated circuit tester from being damaged.
It can be understood that, in order to realize that after the previous power down unit 21 finishes powering down the
corresponding power supply300, the power down signal of the
power supply300 can be transmitted to the next power down unit 21, in some embodiments, the voltage control subunit 212 includes a switching tube and a resistor, the switching tube includes a control end, an input end and an output end, wherein the control end of the switching tube is connected to the first output end, the input end of the switching tube is connected in series with the resistor and then connected to the +3.3V of the power supply of the power down
timing control module200, and the input end of the switching tube serves as the second output end; the output end of the switching tube is grounded; the switch tube is configured to turn on the input terminal and the output terminal of the switch tube when a control terminal of the switch tube receives a signal (refer to EN4, EN3, EN2, and EN1 in fig. 2) for controlling the power-down of the
power supply300 connected to the first output terminal, so that the second output terminal outputs a voltage within a first set voltage range (corresponding to DIS1 to DIS4 in fig. 2).
In an embodiment, when the first output terminal of the lower electronic unit 211 outputs a low level (EN 4, EN3, EN2, EN1), and the
corresponding power supply300 is powered down, at this time, the input terminal of the switching tube is a low level, the switching tube is turned off, the voltage of the second input terminal of the lower electronic unit 211 of the lower electronic unit 21 of the next stage is a high level, and when the
control module100 outputs a lower electrical signal TRIG (low level), the lower electronic unit 211 of the lower electronic unit 21 of the next stage operates and outputs a low level along the first output terminal to power down the
power supply300 connected thereto.
The switching tube in the embodiment of the present application includes, but is not limited to, a triode or a MOS tube. Moreover, according to the disclosure of the present application, a person skilled in the art can easily think of modifying the voltage control subunit 212 disclosed in the present application into a voltage control subunit 212 adapted to the selection of the switching tube according to the specific selection of the switching tube, so that the present application can be implemented whether the switching tube is a triode of NPN type or PNP type, or a switching MOS tube of N-channel or P-channel, and the present application is not limited in the embodiments.
In some of these embodiments, the multiple power management system of the integrated circuit testing machine further comprises: a
voltage measurement module500; the
voltage measuring module500 is connected to the plurality of
power supplies300 and the
control module100, and is configured to measure an output voltage of each
power supply300 in the plurality of
power supplies300; the
control module100 is configured to generate a down signal (TRIG) if an output voltage of at least one
power supply300 of the plurality of
power supplies300 is not within a second set voltage (corresponding to a voltage provided for each power supply 300).
In this embodiment, the
voltage measuring module500 is configured to measure the output voltages of the plurality of
power supplies300, and when it is measured that the output voltage of at least one
power supply300 is not within the second setting range, the
control module100 generates the power-down signal TRIG, and sequentially powers down the power supplies according to a preset timing sequence that the
power supply300 powered up earliest is powered down first.
Fig. 3 is another topology structure diagram of a multiple power management system of an integrated circuit tester according to a preferred embodiment of the present application, and as shown in fig. 3, the multiple power management system of the integrated circuit tester further includes a power-on
timing control module400, where the power-on
timing control module400 includes a plurality of power-on units 41, the plurality of power-on units 41 are connected in cascade, and an input end of a first power-on unit 41 of the plurality of power-on units 41 is connected to the
control module100; the output end of each power-on unit 41 in the plurality of power-on units 41 is respectively connected with at least one power supply in the plurality of
power supplies300; the power-on unit 41 is configured to control the
power source300 connected thereto to be powered on when receiving a power-on signal (corresponding to E1/E2/E3/E4 in fig. 3), and send a signal for power-on (corresponding to E2/E3/E4 in fig. 3) to the power-on unit 41 at the next stage.
In some of the possible embodiments, the power-on unit 41 includes: a third input, a fourth input, and a third output; a third input end of the first-stage power-on unit 41 of the plurality of power-on units 41 is connected to the control module 100 (corresponding to the SYS _ PON shown in fig. 3); the third output terminal is connected to at least one
power supply300 of the plurality of power supplies; the third output end is also connected with the third input end of the next-stage power-on unit 41; the fourth input terminal is configured to receive a signal indicating whether the output voltage of the
power supply300 connected to the third output terminal is within a second set voltage range; and a power-up unit 41, configured to control the
power supply300 connected to the third output terminal to power up and output a power-up signal to the third input terminal of the next power-up unit 41 through the third output terminal when the output voltage of the
power supply300 connected to the third output terminal is within the second set voltage range and the third input terminal receives the power-up signal (corresponding to E1/E2/E3/E4 in fig. 3).
In the present embodiment, each power-on unit 41 includes at least one power-on electronic unit 411, the input end and the control end of the power-on electronic unit 411 correspond to a third input end and a fourth input end respectively, wherein the input end of the power-on electronic unit 411 is used for receiving a signal (corresponding to P1V2_ RD, VREF _ RD, P5V _ RD, P5V _ a _ RD, -12V _ RD, P1V0_ RD, P1V8_ RD, and P2V5_ RD in fig. 3) indicating whether the output voltage of the power supply 300 connected to the output end thereof is within a second set power supply range, the control ends of all power-on electronic units 411 of the power-on unit 41 at the first stage in the cascade-connected plurality of power-on units 41 are connected to the control module 100, the output ends of all power-on electronic units 411 of the first-stage power-on unit 41 are connected to the input ends of the corresponding power supply 300 and all power-on electronic units 411 of the next-on unit 41, and the output ends of all power-on electronic units 411 of the last-stage in the cascade- A corresponding power supply 300; when all the power sources 300 start to be powered on, the control module 100 sends a power-on signal (corresponding to E1 in fig. 3) to the power sources 300 connected to all the power-on electronic units 411 of the first-level power-on unit 41, and sends the power-on signal E1 to the control terminals of all the power-on electronic units 411 of the first-level power-on unit 41; after the power supplies 300 connected to all the upper electronic units 411 of the first-stage power-on unit 41 start to be powered on after receiving the power-on signal E1, when the power supplies 300 connected to all the upper electronic units 411 of the first-stage power-on unit 41 are powered on and the output voltages are normal, the input terminals of all the upper electronic units 411 of the first-stage power-on unit 41 receive corresponding signals (corresponding to P5V _ RD, P5V _ a _ RD, -12V _ RD in fig. 3), and at the same time, after receiving the power-on signal E1 sent by the control module 100, the output terminals of all the upper electronic units 411 of the first-stage power-on unit 41 maintain the power supplies 300 connected to the corresponding power-on units 41 to be powered on, and send power-on signals (corresponding to E2 in fig. 3) to the power supplies 300 connected to all the upper electronic units 411 of the next-stage power-on unit 41 to be powered on, at the same time, the power-on signal is also sent to the control terminals of all the power-on electronic units 411 of the power-on unit 41 of the next stage.
It should be noted that, only after the
power supply300 connected to all the upper electronic units 411 of the upper-stage power-on unit 41 completes power-on, all the upper electronic units 411 of the lower-stage power-on unit 41 can be enabled, so as to power on the connected
power supply300.
It should be further noted that, in the embodiment of the present application, the signal received by the fourth input terminal of the power-on unit 41 and indicating whether the output voltage of the
power supply300 connected to the third output terminal is within the second set voltage range may be a signal output by the
control module100, where the signal output by the
control module100 is output when all the power supplies 300 of the multiple power supply management system of the integrated circuit testing machine are subjected to the output voltage measurement of the
power supply300 by one
voltage measurement module500; the signal may also be a signal directly measured by the
voltage measuring module500, and the voltage value of the signal acquired by the
voltage measuring module500 is smaller than the voltage value output by the
corresponding power supply300 and directly measured by the
voltage measuring module500.
In some of these embodiments, the multiple power management system of an integrated circuit testing machine includes a
control module100, a power-on
sequence control module400, and a
voltage measurement module500; wherein, the third input end of the power-on unit 41 of the power-on timing
sequence control module400 is connected with the
control module100; the
voltage measurement module500 is connected with the plurality of
power supplies300 and the
control module100; wherein the
voltage measuring module500 is configured to measure an output voltage of each
power supply300 of the plurality of
power supplies300; the
control module100 is configured to send a signal indicating that the output voltage of the
power supply300 connected to the third output terminal is within the second set voltage range to the fourth input terminal of the power-on unit 41 when the output voltage of the
power supply300 connected to the third output terminal of the power-on unit 41 is within the second set voltage range.
In this embodiment, the
voltage measuring module500 is configured to measure the output voltages of the plurality of
power sources300, and when the measured output voltages of the plurality of
power sources300 are within the second setting range, the
control module100 generates power-on signals (corresponding to E1 to E4 in fig. 3) to sequentially power up the plurality of
power sources300, and during the power-on process of the
power sources300, the
power source300 connected to the power-on unit 41 of the next stage can start to be powered up only when all the
power sources300 connected to the power-on unit 41 of the previous stage are powered up (the
voltage measuring module500 measures the voltage output by the
power source300 to be within the second setting range).
In some embodiments, the multiple power management system of the integrated circuit testing machine comprises a
control module100, a power-on
sequence control module400, and a plurality of
voltage measurement modules500, wherein each
voltage measurement module500 is used for measuring the output voltage of each
power supply300 in the plurality of
power supplies300; the fourth input terminal of the power-on unit 41 of the power-on
timing control module400 is connected to the
voltage measurement module500 for measuring the voltage of the
power supply300 to which the third output terminal of the power-on unit 41 is connected.
In the present embodiment, each
power source300 is measured by the independent
voltage measuring module500, the signal value measured by the
voltage measuring module500 is directly input to the fourth input terminal of the power-on unit 41, when the output voltage of the
power source300 measured by the
voltage measuring module500 is within the second setting range, the power-on unit 41 corresponding to the
power source300 keeps outputting the power-on signal (corresponding to E1/E2/E3/E4 in fig. 3), so that the
power source300 keeps being powered on, and the power-on signal for powering on the
power source300 connected to the power-on unit 41 of the next stage is output to the power-on unit 41 of the next stage.
In the present embodiment, the upper electronic unit 411 includes, but is not limited to, a third sequential chip.
The logic table of the third sequential chip in this embodiment is as follows:
input terminal (Vin) | Control terminal (E) | Output terminal (OUT) |
<VSING | 0 | 0 |
<VSING | 1 | 0 |
>VSING | 0 | 0 |
>VSING | 1 | 1 |
Wherein, VSINGSupply voltage, V, for operation of the third sequential chipSING= 0.6V. When the output terminal outputs a high level, the
corresponding power supply300 is powered on.
It should be noted that, in this embodiment, the power-on power source 300 controlled by the power-on timing control module 400 enables the power-off power source 300 to the power-off timing control module 200, that is, the above-mentioned 1.0V first power source P1V0, 1.2V second power source P1V2, 1.8V third power source P1V8, 2.5V fourth power source P2V5, 5.0V fifth power source P5V, 5.0V sixth power source P5V _ a, -12V seventh power source-12V and eighth power source VREF; in a specific embodiment, the power-on timing control module 400 at least includes a first power-on unit 41, a second power-on unit, a third power-on unit, and a last power-on unit 41, which are sequentially arranged according to a power-on enabling sequence, where the first power-on unit 41 includes two upper electronic units 411, and is respectively used for maintaining power-on of the second power source P1V2 and the eighth power source VREF (controlled by a power-on signal E1); the second power-on unit includes three upper electronic units 411 and is respectively used for keeping the fifth power supply P5V, the sixth power supply P5V _ a and the seventh power supply-12V powered on (controlled by a power-on signal E2); the third power-up unit includes one upper electronic unit 411 and is used to maintain the first power source P1V0 powered up (controlled by a power-up signal E3), and the last power-up unit 41 includes two upper electronic units 411 and is used to maintain the third power source P1V8 and the fourth power source P2V5 powered up (controlled by a power-up signal E4).
It should be noted that, in this embodiment, the second power-on unit and the third power-on unit are the power-on units 41 of the next stage of the middle stage in this embodiment, and the power-on unit 41 of the last stage is the power-on unit 41 of the next stage without the next stage of the power-on unit 41.
The following describes specific power-on timing control of the power supply 300: in the multi-power management system of the integrated circuit tester, all power supplies to be powered on are sequentially powered on according to a set power-on sequence, for example, the first power supply P1V0, when the first power supply P1V0 needs to be powered on, the first power supply P1V0 can be powered on only after the power supplies 300 (including the second power supply P1V2, the eighth power supply VREF, the fifth power supply P5V, the sixth power supply P5V _ a and the seventh power supply-12V) connected to the first-level power-on unit 41 and all power-on electronic units 411 of the second power-on unit are powered on, after the first power supply P1V0 is powered on, only if the output voltage of the first power supply P1V0 is maintained within a second set range, the input terminal of the corresponding power-on electronic unit 411 can receive the corresponding signal (corresponding to P1V0_ RD in fig. 3, greater than 0.6V), and meanwhile, the control terminal of the corresponding power-on electronic unit 411 inputs all power-on electronic signals 2 of the output terminal of the second power-on electronic unit 411, causing the output terminal of the corresponding upper electronic unit 411 to output the power-up signal E3 and maintaining the first power source P1V0 powered up; meanwhile, the power-up signal E3 output by the output terminal of the corresponding power-up electronic unit 411 is used as the input signal of the control terminals of all the power-up electronic units 411 of the last power-up unit 41, and when the input terminals of all the power-up electronic units 411 of the last power-up unit 41 meet the input corresponding signals (P1V 8_ RD, P2V5_ RD), the power-up electronic unit 411 corresponding to the last power-up unit 41 can output the power-up signal along the corresponding output terminal and maintain the power supply 300 connected thereto powered up.
It should be noted that only after all the upper electronic units 411 of the upper-stage power-up unit 41 are powered up, all the upper electronic units 411 of the upper-stage power-up unit 41 send out a signal for powering up the
power supply300 connected to the lower-stage power-up electronic unit 411, and at the same time, the upper electronic units 411 of the lower-stage power-up unit 41 start to be activated, and when the input end of the corresponding upper electronic unit 411 inputs a matching voltage value, the upper electronic unit 411 outputs the corresponding power-up signal and keeps the connected
power supply300 powered up.
In this embodiment, the
power supply300 with the earlier power-on sequence is later when powered off; meanwhile, in a specific embodiment, the power up and power down timings of
different power supplies300 are set according to the requirements of a multi-power management system of a specific integrated circuit tester, for example: in the present embodiment, the power supplies 300 controlled to be powered on by the second power-on unit (controlled by the power-on signal E2) are the fifth power supply P5V, the sixth power supply P5V _ a, and the seventh power supply-12V, while in other embodiments, the power supplies 300 controlled to be powered on by the second power-on unit may be
other power supplies300, and different power-on and power-off timings are set according to different product requirements, and different power-on electronic units included in the power-on unit 41 are set correspondingly, and
different power supplies300 are set to be powered off by the power-off unit. Of course, in light of the disclosure of the present application, it will be apparent to those skilled in the art that the power-on
timing control module400 can be modified by replacing the power-on electronic unit of the power-on unit of one stage with the power-on electronic unit of another stage according to the requirements of the multi-power management system of different integrated circuit testers, and in this application, the power-on electronic unit of each stage 41 and the
power source300 for controlling power-on are not limited, but the power-on timing control of the power-on electronic unit of the next stage after all the power-on electronic units of the previous stage control the
corresponding power source300 in this application is within the scope of the description and protection of this application.
Fig. 4 is a topological structure diagram of a voltage measurement module, a control module and a plurality of power supplies according to a preferred embodiment of the present application, and as shown in fig. 4, the
voltage measurement module500 includes: a plurality of
voltage dividing units51, selecting units 52, and measuring
units53; wherein, the plurality of
voltage dividing units51 are connected with the selecting unit 52, and the selecting unit 52 is connected with the measuring
unit53; each
voltage dividing unit51 of the plurality of
voltage dividing units51 is connected with one power supply of the plurality of
power supplies300; a selection unit 52 for selecting one
power source300 from the plurality of
power sources300 for measurement by the
measurement unit53; the
measurement unit53 is connected to the
control module100.
When only one
voltage measurement module500 exists in the multi-power management system of the integrated circuit test machine, a
certain power supply300 is selected by the selection unit 52 to be measured.
In this embodiment, the selecting unit 52 includes a plurality of sixth input terminals 521, a plurality of sixth control terminals 522 and a sixth output terminal 523, the measuring unit 53 includes a forward input terminal 531, a backward input terminal 532 and a seventh output terminal 533, the sixth input terminal 521 is electrically connected to the output terminal of the corresponding voltage dividing unit 51, the plurality of sixth control terminals 522 are electrically connected to the power selecting port 103 of the control module 100, the sixth output terminal 523 is electrically connected to the forward input terminal 531, the backward input terminal 532 is connected to ground GND, and the sixth output terminal 523 is electrically connected to the voltage measuring port 104 of the control module 100, where the voltage dividing unit 51 is used for sampling the output voltage of the power supply 300; the selecting unit 52 is configured to selectively communicate the sixth output terminal 523 with one of the sixth input terminals 521 according to a preset control signal (corresponding to the high-low level of the sixth control terminals 522) provided by the control module 100, so that the voltage of the power supply 300 sampled by the voltage dividing unit 51 is transmitted to the measuring unit 53; the measurement unit 53 is used for measuring the voltage of the power supply 300 supplied by the selection unit 52.
In the present embodiment, each
voltage dividing unit51 includes a third resistor (corresponding to reference numerals R19 to R26 in the drawing), a fourth resistor (corresponding to reference numerals R27 to R34 in the drawing), and a first capacitor (corresponding to reference numerals C1 to C8 in the drawing), the third resistor and the fourth resistor are connected in series, an electrical connection point of the third resistor and the fourth resistor is connected to the ground GND through the first capacitor, the other end of the third resistor is electrically connected to the power supply 300 (a voltage measurement point of the power supply 300), and the other end of the fourth resistor is connected to the ground GND.
In some of these alternative embodiments, the selection unit 52 includes, but is not limited to, a multiplexer; in the present embodiment, the
measurement unit53 includes, but is not limited to, an operational amplifier.
In some embodiments, the
voltage measurement module500 further includes a
protection unit54, the
protection unit54 is configured to clamp and protect the voltage of the
power supply300 delivered to the
measurement unit53 by the selection unit 52, wherein the
protection unit54 includes a first diode D1 and a second diode D2, an anode of the first diode D1 is electrically connected to a cathode of the second diode D2 and the
sixth output terminal523, a cathode of the first diode D1 is electrically connected to the fourth power supply V4, and an anode of the second diode D2 is connected to the ground GND.
In the present embodiment, the first diode D1 and the second diode D2 include, but are not limited to, 2N7002 diodes.
It should be noted that, in the present embodiment, the fourth power supply V4 is one of the power supplies 300, for example: may be the first power supply P1V 0.
It should be noted that, when the
power supply300 is powered up and powered down on line, the voltage of the
power supply300 is sampled by the
voltage dividing unit51, then divided to be lower than 1V by the
voltage dividing unit51, then the burrs are filtered out by the first capacitor, and the direct current voltage is output by the selecting unit 52, the
protection unit54 limits the direct current voltage to be between 0 and 1V, and the measuring
unit53 performs operation amplification on the direct current voltage and then transmits the amplified direct current voltage to the
control module100, so as to measure the voltage corresponding to the
power supply300.
It should be noted that, in the embodiment of the present application, the
control module100 includes, but is not limited to, one of the following: singlechip, PFGA and DSP.
The technical features of the embodiments described above may be arbitrarily combined, and for the sake of brevity, all possible combinations of the technical features in the embodiments described above are not described, but should be considered as being within the scope of the present specification as long as there is no contradiction between the combinations of the technical features.
The above-mentioned embodiments only express several embodiments of the present application, and the description thereof is more specific and detailed, but not construed as limiting the scope of the invention. It should be noted that, for a person skilled in the art, several variations and modifications can be made without departing from the concept of the present application, which falls within the scope of protection of the present application. Therefore, the protection scope of the present patent shall be subject to the appended claims.
Claims (10)
1. A multiple power management system for an integrated circuit tester, for controlling a plurality of power supplies, the multiple power management system comprising: the power-off time sequence control module is connected with the power-off time sequence control module; wherein,
the control module is connected with the power-off time sequence control module and used for generating a power-off signal;
the power-off time sequence control module comprises a plurality of power-off units, the plurality of power-off units are connected in a cascade mode, and the input end of the power-off unit at the first stage in the plurality of power-off units is connected with the control module; the output end of each power-down unit in the plurality of power-down units is respectively connected with at least one power supply in the plurality of power supplies; the power-off unit is used for controlling a power supply connected with the power-off unit to be powered off and sending a signal for powering off to the power-off unit of the next stage under the condition of receiving the power-off signal;
the power-down unit at the first stage in the plurality of power-down units is driven by a voltage within a first set voltage range provided by a power supply of the power-down time sequence control module and a power-down signal generated by the control module, controls the power supply connected with the power-down unit to power down, and provides a voltage within the first set range for the power-down unit at the next stage;
the power supply is connected with the plurality of power-down units, wherein the power-down unit in the middle stage of the plurality of power-down units is driven by the voltage provided by the power-down unit in the previous stage within the first set voltage range and the power-down signal generated by the control module, controls the power supply connected with the power supply to be powered down, and provides the voltage within the first set voltage range for the power-down unit in the next stage;
and the lower electric unit at the final stage in the plurality of lower electric units is driven by the voltage provided by the lower electric unit at the previous stage within the first set voltage range and the lower electric signal generated by the control module to control the power supply connected with the lower electric unit to be powered down.
2. The multiple power management system of an integrated circuit testing machine of claim 1, wherein the power-down unit comprises: a first input terminal, a second input terminal, a first output terminal and a second output terminal; the first input end is connected with the control module; the first output terminal is connected with at least one power supply in the plurality of power supplies; the second output end is connected with the second input end of the power-down unit of the next stage; the second input end of the first-stage power-down unit is connected with a power supply of the power-down time sequence control module, and the voltage of the power supply is within a first set voltage range; wherein,
and the power-down unit is used for controlling the power supply connected with the first output end to be powered down and outputting the voltage in the first set voltage range to the second input end of the power-down unit of the next stage through the second output end under the condition that the voltage of the second input end is in the first set voltage range and the first input end receives the power-down signal.
3. The multiple power management system of an integrated circuit testing machine of claim 2, wherein the lower electronic unit comprises a lower electronic unit and a voltage control subunit, wherein the lower electronic unit comprises the first input, the second input, and the first output; the first output end of the lower electronic unit is connected with the voltage control subunit, and the voltage control subunit comprises the second output end;
the lower electronic unit is used for controlling the power supply connected with the first output end to be powered off and sending a signal for controlling the power supply connected with the first output end to be powered off to the voltage control subunit under the condition that the voltage of the second input end is within a first set voltage range and the first input end receives the power-off signal;
and the voltage control subunit is configured to, when receiving a signal for controlling the power down of the power supply connected to the first output terminal, output a voltage within the first set voltage range to the second input terminal of the power down unit of the next stage through the second output terminal.
4. The system of claim 3, wherein the voltage control subunit comprises a switch and a resistor, the switch comprises a control terminal, an input terminal and an output terminal, wherein the control terminal of the switch is connected to the first output terminal, the input terminal of the switch is connected to the power supply of the power down timing control module after being connected in series with the resistor, and the input terminal of the switch serves as the second output terminal; the output end of the switch tube is grounded;
the switch tube is used for switching on the input end and the output end of the switch tube when the control end of the switch tube receives a signal for controlling the power-off of the power supply connected with the first output end, so that the second output end outputs the voltage within the first set voltage range.
5. The multiple power management system of an integrated circuit testing machine of claim 1, further comprising: a voltage measurement module; wherein,
the voltage measuring module is connected with the plurality of power supplies and the control module and is used for measuring the output voltage of each power supply in the plurality of power supplies;
the control module is used for generating the lower electric signal under the condition that the output voltage of at least one power supply in the plurality of power supplies is not in a second set voltage range.
6. The multiple power management system of an integrated circuit testing machine of claim 1, further comprising: the power-on time sequence control module comprises a plurality of power-on units, the plurality of power-on units are connected in a cascade mode, and the input end of the power-on unit at the first stage in the plurality of power-on units is connected with the control module; the output end of each power-on unit in the plurality of power-on units is respectively connected with at least one power supply in the plurality of power supplies; the power-on unit is used for controlling a power supply connected with the power-on unit to be powered on under the condition of receiving a power-on signal, and sending a signal for powering on to the next power-on unit.
7. The multiple power management system of an integrated circuit testing machine of claim 6, wherein the power-on unit comprises: a third input, a fourth input, and a third output; the third input end of the first-stage power-on unit in the plurality of power-on units is connected with the control module; the third output is connected to at least one of the plurality of power supplies; the third output end is also connected with the third input end of the next-stage power-on unit; wherein,
the fourth input end is used for receiving a signal indicating whether the output voltage of the power supply connected with the third output end is in a second set voltage range or not;
the power-on unit is configured to control the power supply connected to the third output terminal to be powered on and output a power-on signal to a third input terminal of the next power-on unit through the third output terminal when the output voltage of the power supply connected to the third output terminal is within the second set voltage range and the third input terminal receives the power-on signal.
8. The multiple power management system of an integrated circuit testing machine of claim 7, further comprising: a voltage measurement module; the third input end is connected with the control module; the voltage measuring module is connected with the plurality of power supplies and the control module;
the voltage measuring module is used for measuring the output voltage of each power supply in the plurality of power supplies;
the control module is configured to send a signal to the fourth input terminal, where the signal indicates that the output voltage of the power supply connected to the third output terminal is within a second set voltage range, when the output voltage of the power supply connected to the third output terminal is within the second set voltage range.
9. The multiple power management system of an integrated circuit testing machine of claim 7, further comprising: a plurality of voltage measurement modules, wherein each voltage measurement module is respectively used for measuring the output voltage of each power supply in the plurality of power supplies; the fourth input end is connected with a voltage measuring module used for measuring the power supply connected with the third output end.
10. The system of claim 5 or 8, wherein the voltage measurement module comprises: the device comprises a plurality of voltage division units, a selection unit and a measurement unit; the plurality of voltage division units are connected with the selection unit, and the selection unit is connected with the measurement unit; each voltage division unit in the plurality of voltage division units is respectively connected with one power supply in the plurality of power supplies; the selection unit is used for selecting one power supply from the plurality of power supplies to be measured by the measurement unit; the measuring unit is connected with the control module.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN202011002016.8A CN111934530B (en) | 2020-09-22 | 2020-09-22 | Multi-power supply management system of integrated circuit tester |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN202011002016.8A CN111934530B (en) | 2020-09-22 | 2020-09-22 | Multi-power supply management system of integrated circuit tester |
Publications (2)
Publication Number | Publication Date |
---|---|
CN111934530A CN111934530A (en) | 2020-11-13 |
CN111934530B true CN111934530B (en) | 2020-12-29 |
Family
ID=73333595
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN202011002016.8A Active CN111934530B (en) | 2020-09-22 | 2020-09-22 | Multi-power supply management system of integrated circuit tester |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN111934530B (en) |
Families Citing this family (3)
* Cited by examiner, † Cited by third partyPublication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN112653116B (en) * | 2020-12-18 | 2022-11-01 | 中国科学院国家空间科学中心 | Low-bus-voltage-oriented low-EMI satellite-borne secondary power supply system |
CN112578758B (en) * | 2020-12-24 | 2022-05-27 | 深圳市得一微电子有限责任公司 | Multi-power-supply test control system and device |
CN114326506B (en) * | 2021-12-29 | 2024-11-12 | 深圳市华星光电半导体显示技术有限公司 | A power-on and power-off control circuit, control method and power supply system |
Citations (4)
* Cited by examiner, † Cited by third partyPublication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH11143559A (en) * | 1997-11-04 | 1999-05-28 | Nec Corp | Power unit |
JP2010198202A (en) * | 2009-02-24 | 2010-09-09 | Ricoh Co Ltd | Power supply sequence control circuit |
CN211086970U (en) * | 2019-12-31 | 2020-07-24 | 南京埃斯顿自动化股份有限公司 | Multi-power-supply up-down control circuit |
CN111464165A (en) * | 2020-06-18 | 2020-07-28 | 南京蓝洋智能科技有限公司 | SOC power supply power-on and power-off time sequence control method |
-
2020
- 2020-09-22 CN CN202011002016.8A patent/CN111934530B/en active Active
Patent Citations (4)
* Cited by examiner, † Cited by third partyPublication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH11143559A (en) * | 1997-11-04 | 1999-05-28 | Nec Corp | Power unit |
JP2010198202A (en) * | 2009-02-24 | 2010-09-09 | Ricoh Co Ltd | Power supply sequence control circuit |
CN211086970U (en) * | 2019-12-31 | 2020-07-24 | 南京埃斯顿自动化股份有限公司 | Multi-power-supply up-down control circuit |
CN111464165A (en) * | 2020-06-18 | 2020-07-28 | 南京蓝洋智能科技有限公司 | SOC power supply power-on and power-off time sequence control method |
Also Published As
Publication number | Publication date |
---|---|
CN111934530A (en) | 2020-11-13 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN111934530B (en) | 2020-12-29 | Multi-power supply management system of integrated circuit tester |
CN211086970U (en) | 2020-07-24 | Multi-power-supply up-down control circuit |
US6333650B1 (en) | 2001-12-25 | Voltage sequencing circuit for powering-up sensitive electrical components |
US20060139827A1 (en) | 2006-06-29 | Power management system |
JP2019530278A (en) | 2019-10-17 | High voltage bootstrap sampling circuit |
US8044638B2 (en) | 2011-10-25 | Monitoring system for monitoring low voltage disconnecting value of secondary batteries and method for the same |
US10432015B2 (en) | 2019-10-01 | Standby power supply device and standby power supply system |
US20090033363A1 (en) | 2009-02-05 | Multi-function input terminal |
CN102955732A (en) | 2013-03-06 | CPU (Central Processing Unit) testing system and testing jig thereof |
CN103746683A (en) | 2014-04-23 | System and method for using an integrated circuit pin as both a current limiting input and an open-drain output |
US20140184265A1 (en) | 2014-07-03 | Test circuit for power supply unit |
CN111983270A (en) | 2020-11-24 | Expansion circuit, tester and test method |
CN105676978A (en) | 2016-06-15 | Method and device for controlling server fan |
US8513979B2 (en) | 2013-08-20 | Integrated circuit and related controlling method |
JP4430280B2 (en) | 2010-03-10 | Optical transmission equipment |
CN219872324U (en) | 2023-10-20 | Power management circuit of chip tester and chip tester |
CN109164746B (en) | 2024-10-15 | Power-down time sequence control circuit and power supply circuit |
EP3239800B1 (en) | 2024-02-21 | Electronic device |
KR100869724B1 (en) | 2008-11-24 | Process Integration System for Automated Power Conversion and Characterization |
CN112740657B (en) | 2023-10-17 | Improved sampling equipment |
CN112327690B (en) | 2022-08-09 | Multi-module physical address sampling system |
CN217388206U (en) | 2022-09-06 | Power-on time sequence control circuit based on online power supply burning |
CN215374246U (en) | 2021-12-31 | Power supply circuit of spaceborne infrared detector |
TWI847604B (en) | 2024-07-01 | Circuit for measuring the supply voltage of the power supply terminal of LED control chip |
US20060143482A1 (en) | 2006-06-29 | Methods and devices for controlling the distribution of power on a printed circuit board |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
2020-11-13 | PB01 | Publication | |
2020-11-13 | PB01 | Publication | |
2020-12-01 | SE01 | Entry into force of request for substantive examination | |
2020-12-01 | SE01 | Entry into force of request for substantive examination | |
2020-12-29 | GR01 | Patent grant | |
2020-12-29 | GR01 | Patent grant |