CN113282532A - Communication device, communication method of communication device and electronic equipment - Google Patents
- ️Fri Aug 20 2021
Info
-
Publication number
- CN113282532A CN113282532A CN202110650620.XA CN202110650620A CN113282532A CN 113282532 A CN113282532 A CN 113282532A CN 202110650620 A CN202110650620 A CN 202110650620A CN 113282532 A CN113282532 A CN 113282532A Authority
- CN
- China Prior art keywords
- bus
- slave
- communication
- initialization parameter
- parameter information Prior art date
- 2021-06-11 Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000004891 communication Methods 0.000 title claims abstract description 121
- 238000000034 method Methods 0.000 title claims abstract description 29
- 238000003860 storage Methods 0.000 description 14
- 238000010586 diagram Methods 0.000 description 10
- 230000006870 function Effects 0.000 description 8
- 238000004590 computer program Methods 0.000 description 6
- 238000012986 modification Methods 0.000 description 5
- 230000004048 modification Effects 0.000 description 5
- 238000012545 processing Methods 0.000 description 5
- 230000006978 adaptation Effects 0.000 description 4
- 230000007246 mechanism Effects 0.000 description 4
- 230000003287 optical effect Effects 0.000 description 4
- 238000013461 design Methods 0.000 description 3
- 230000009286 beneficial effect Effects 0.000 description 2
- 238000001514 detection method Methods 0.000 description 2
- 230000003068 static effect Effects 0.000 description 2
- 230000008901 benefit Effects 0.000 description 1
- 230000005540 biological transmission Effects 0.000 description 1
- 238000006243 chemical reaction Methods 0.000 description 1
- 238000005336 cracking Methods 0.000 description 1
- 238000013500 data storage Methods 0.000 description 1
- 230000001419 dependent effect Effects 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 230000014509 gene expression Effects 0.000 description 1
- 238000004519 manufacturing process Methods 0.000 description 1
- 238000011022 operating instruction Methods 0.000 description 1
- 230000002093 peripheral effect Effects 0.000 description 1
- 230000004044 response Effects 0.000 description 1
- 238000012552 review Methods 0.000 description 1
- 239000000523 sample Substances 0.000 description 1
- 239000004065 semiconductor Substances 0.000 description 1
- 239000007787 solid Substances 0.000 description 1
- 230000001360 synchronised effect Effects 0.000 description 1
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
- G06F13/4282—Bus transfer protocol, e.g. handshake; Synchronisation on a serial bus, e.g. I2C bus, SPI bus
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F2213/00—Indexing scheme relating to interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F2213/0016—Inter-integrated circuit (I2C)
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Information Transfer Systems (AREA)
Abstract
The invention discloses a communication device, a communication method of the communication device and electronic equipment, and relates to the technical field of communication. The communication chip includes: the device comprises a main control unit, a word length adjusting unit, a bus and a plurality of slaves for receiving radio frequency signals; the master control unit is communicated with the bus, and the bus is respectively communicated with the plurality of slave machines through the word length adjusting unit; the master control unit is used for sending the initialization parameter information of the slave machines to the word length adjusting unit through the bus according to the first byte length under the condition that at least two handshakes between the master control unit and the plurality of slave machines are successful; the word length adjusting unit is used for sending the slave initialization parameter information to the plurality of slaves according to the second byte length; the first byte length is different from the second byte length; the at least two slaves are used for responding to the radio frequency signal under the condition that the slave initialization parameter information has at least one initialization parameter matched with the radio frequency signal. The communication chip provided by the invention improves the reliability and stability of the communication chip.
Description
Technical Field
The present invention relates to the field of communications technologies, and in particular, to a communication device, a communication method of the communication device, and an electronic device.
Background
At present, chip parameter transmission interfaces of communication chips are mostly based on Inter-Integrated Circuit (IIC) buses, or Serial Peripheral Interface (SPI) buses, or other combinations of additional off-chip gating pins to implement differentiated working parameter setting for onboard user function ports, so as to implement multi-scene reuse on a chip of a communication chip of one model.
In a circuit board manufacturing design, a plurality of homogeneous communication chips can be terminated through an IIC bus, and when different true (1) and false (0) logics are applied to each input pin of AO, A1 and A2, 64 signals can be input to a central processing unit through differential selection of at most 8 homogeneous communication chips so as to realize reuse of chip functions.
However, since the IIC bus address parameter of the communication chip is fixed, and the parameter data simultaneously follows 8-bit encoding format and synchronous timing sequence, data bits are transmitted strictly according to start and stop conditions, and the number of the communication chips mounted on the printed circuit board is limited by electrical parameters, the parameter range of the communication chip is small, and the reliability and stability of the communication chip are affected.
Disclosure of Invention
The invention aims to provide a communication device, a communication method of the communication device and electronic equipment, and aims to solve the problem that the reliability and stability of a communication chip are influenced due to the fact that the parameter range of an existing communication chip is small.
In a first aspect, the present invention provides a communication apparatus, comprising: the device comprises a main control unit, a word length adjusting unit, a bus and a plurality of slaves for receiving radio frequency signals; the master control unit is communicated with the bus, and the bus is respectively communicated with the plurality of slave machines through the word length adjusting unit;
the master control unit is used for sending the initialization parameter information of the slave machines to the word length adjusting unit through the bus according to a first byte length under the condition that at least two handshaking between the master control unit and the slave machines are successful;
the word length adjusting unit is used for sending the slave initialization parameter information to the plurality of slaves according to a second byte length; the first byte length is different from the second byte length;
the at least two slave machines are used for responding to the radio frequency signal under the condition that at least one initialization parameter matched with the radio frequency signal exists in the slave machine initialization parameter information.
Under the condition of adopting the technical scheme, the initialization parameter information of the plurality of slaves is sent to the bus in the length of the second byte through the connection of the main line and the plurality of slaves, each slave receives the initialization parameter information from the bus, in case that there is at least one initialization parameter matching the radio frequency signal in the slave initialization parameter information, responding to the radio frequency signal, namely controlling the matched slave to execute the radio frequency signal related command, adopting the communication chip of the embodiment of the application, the slave address adaptation mechanism of the two-wire system I2C bus is not needed to answer, in addition, the initialization parameter information can be sent by adopting the second byte length instead of the initialization parameter information only sent by adopting the first byte length in the prior art, so that the parameter range of the communication chip is improved, and the reliability and the stability of the communication chip are improved.
In one possible implementation, the bus is a differential asynchronous bus.
In one possible implementation, the communication apparatus further includes: a serializer deserializer through which the bus communicates with the word length adjusting unit.
In one possible implementation manner, the main control unit is further configured to: and when data communication is established, establishing a differential pair port for communicating with the bus, and connecting differential positive and negative ends of the bus based on the differential pair port.
In one possible implementation, the word length adjustment unit includes a radio frequency interface register.
In a possible implementation manner, the slave is a communication chip, and the communication chip includes a wireless local area communication chip or a bluetooth communication chip.
In a second aspect, the present invention further provides a communication method of a communication apparatus, which is applied to a communication chip having a master control unit, a word length adjustment unit, a bus, and a plurality of slaves; the method comprises the following steps:
the master control unit sends the initialization parameter information of the slave machines to the word length adjusting unit through the bus according to the first byte length under the condition that at least two handshaking between the master control unit and the slave machines are successful;
the word length adjusting unit sends the slave initialization parameter information to the plurality of slaves according to a second byte length; the first byte length is different from the second byte length;
and at least two slave machines respond to the radio frequency signal when the slave machine initialization parameter information has at least one initialization parameter matched with the radio frequency signal.
In a possible implementation manner, before the master control unit sends the slave initialization parameter information to the word length adjusting unit through the bus according to the first byte length when at least two handshakes between the master control unit and the plurality of slaves are successful, the method further includes:
and the bus acquires the slave initialization parameter information corresponding to at least two slaves.
In a possible implementation manner, before the bus acquires the slave initialization parameter information corresponding to at least two slaves, the method further includes:
when data communication is established, the bus establishes a differential pair port which communicates with the bus, and the differential pair port is connected with the differential positive end and the differential negative end of the bus based on the differential pair port.
The beneficial effects of the communication chip provided by the second aspect are the same as those of the communication chip described in the first aspect or any possible implementation manner of the first aspect, and are not described herein again.
In a third aspect, the present invention also provides an electronic device, including: one or more processors; and one or more machine readable media having instructions stored thereon, which when executed by the one or more processors, cause the apparatus to perform the communication chip described in any of the possible implementations of the first aspect.
The beneficial effects of the electronic device provided by the third aspect are the same as those of the communication chip described in the first aspect or any possible implementation manner of the first aspect, and are not described herein again.
Drawings
The accompanying drawings, which are included to provide a further understanding of the invention and are incorporated in and constitute a part of this specification, illustrate embodiments of the invention and together with the description serve to explain the invention and not to limit the invention. In the drawings:
fig. 1 is a schematic structural diagram illustrating a communication apparatus according to an embodiment of the present application;
fig. 2 is a schematic structural diagram of another communication device provided in an embodiment of the present application;
FIG. 3 is a schematic diagram illustrating a structure of a plurality of chips and buses according to an embodiment of the present application;
fig. 4 is a flowchart illustrating a communication method of a communication apparatus according to an embodiment of the present application;
fig. 5 is a schematic diagram of a hardware structure of an electronic device according to an embodiment of the present invention;
fig. 6 is a schematic structural diagram of a chip according to an embodiment of the present invention.
Detailed Description
In order to facilitate clear description of technical solutions of the embodiments of the present invention, in the embodiments of the present invention, terms such as "first" and "second" are used to distinguish the same items or similar items having substantially the same functions and actions. For example, the first threshold and the second threshold are only used for distinguishing different thresholds, and the sequence order of the thresholds is not limited. Those skilled in the art will appreciate that the terms "first," "second," etc. do not denote any order or quantity, nor do the terms "first," "second," etc. denote any order or importance.
It is to be understood that the terms "exemplary" or "such as" are used herein to mean serving as an example, instance, or illustration. Any embodiment or design described herein as "exemplary" or "e.g.," is not necessarily to be construed as preferred or advantageous over other embodiments or designs. Rather, use of the word "exemplary" or "such as" is intended to present concepts related in a concrete fashion.
In the present invention, "at least one" means one or more, "a plurality" means two or more. "and/or" describes the association relationship of the associated objects, meaning that there may be three relationships, e.g., a and/or B, which may mean: a exists alone, A and B exist simultaneously, and B exists alone, wherein A and B can be singular or plural. The character "/" generally indicates that the former and latter associated objects are in an "or" relationship. "at least one of the following" or similar expressions refer to any combination of these items, including any combination of the singular or plural items. For example, at least one (one) of a, b, or c, may represent: a, b, c, a and b combination, a and c combination, b and c combination, or a, b and c combination, wherein a, b and c can be single or multiple.
Fig. 1 shows a schematic structural diagram of a communication device provided in an embodiment of the present application, and as shown in fig. 1, the communication device includes: a master control unit 101, a word length adjusting unit 102, a bus 103, and a plurality of
slaves104 for receiving radio frequency signals.
The master control unit 101 is in communication with the bus 103, and the bus 103 is in communication with the plurality of
slaves104 through the word length adjusting unit 102.
The master control unit 101 is configured to send slave initialization parameter information to the word length adjusting unit 102 through the bus 103 according to a first byte length when at least two handshakes of the master control unit 101 and the plurality of
slaves104 are successful.
The word length adjusting unit 102 is configured to send the slave initialization parameter information to the plurality of slaves according to a second byte length; the first byte length is different from the second byte length.
At least two of the
slaves104 are configured to respond to the radio frequency signal if there is at least one initialization parameter matching the radio frequency signal in the slave initialization parameter information.
The communication chip provided by the embodiment of the invention transmits the initialization parameter information of a plurality of slave machines to the bus in the length of the second byte through the connection of the main line and the plurality of slave machines, each slave machine receives the initialization parameter information from the bus, in case that there is at least one initialization parameter matching the radio frequency signal in the slave initialization parameter information, responding to the radio frequency signal, namely controlling the matched slave to execute the radio frequency signal related command, adopting the communication chip of the embodiment of the application, the slave address adaptation mechanism of the two-wire system I2C bus is not needed to answer, in addition, the initialization parameter information can be sent by adopting the second byte length instead of the initialization parameter information only sent by adopting the first byte length in the prior art, so that the parameter range of the communication chip is improved, and the reliability and the stability of the communication chip are improved.
Optionally, fig. 2 shows a schematic structural diagram of another communication device provided in an embodiment of the present application, and referring to fig. 2, the communication device includes: a master control unit 101, a word length adjusting unit 102, a bus 103, and a plurality of
slaves104 for receiving radio frequency signals.
The master control unit 101 is in communication with the bus 103, and the bus 103 is in communication with the plurality of
slaves104 through the word length adjusting unit 102.
The master control unit 101 is configured to send slave initialization parameter information to the word length adjusting unit 102 through the bus 103 according to a first byte length when at least two handshakes of the master control unit 101 and the plurality of
slaves104 are successful.
The word length adjusting unit 102 is configured to send the slave initialization parameter information to the plurality of slaves according to a second byte length; the first byte length is different from the second byte length.
At least two of the
slaves104 are configured to respond to the radio frequency signal if there is at least one initialization parameter matching the radio frequency signal in the slave initialization parameter information.
Wherein the first byte length is a fixed byte length and may be an 8-bit byte length command.
The second byte length may be a byte length command that can be adjusted and set, may be a 10-bit byte length command, and may also be a 12-bit byte length command.
Optionally, the main control unit is further configured to: and when data communication is established, establishing a differential pair port for communicating with the bus, and connecting differential positive and negative ends of the bus based on the differential pair port.
The main control unit may be a radio frequency data channel.
Optionally, the slave is a communication chip, the communication chip includes a wireless local area communication chip or a bluetooth communication chip, and the local area communication chip may include an integrated circuit.
In the application, when the communication handshake is established, the internal logic of the integrated circuit firstly initiates a detection waveform, two interfaces of a differential pair are automatically established, and the differential positive end and the differential negative end are connected in a self-adaptive manner, so that the positive end and the negative end are freely adapted. According to the first byte length, for example, the subsequent communication data word length can be set at the designated word length adjusting unit according to the 8-bit byte length command, that is, the subsequent second byte length is set. The variable bit word length can be realized, and parameter reading and writing can be realized.
It should be noted that bit interference can be performed through odd Number (MAGIC Number) encryption, and the bit sequence of the handshake command is disturbed, so that the operation of illegally stealing data by a probe acquiring a data format is prevented to a certain extent, and the difficulty of cracking the parameters of the integrated circuit, that is, the initialization parameter information in the application, is increased.
Referring to fig. 2, the communication apparatus further includes: the bus 103 is in communication with the word length adjusting unit 102 through the serializer/deserializer 105, and the serializer/deserializer 105 is configured to receive the slave initialization parameter information and send the slave initialization parameter information to the word length adjusting unit in the form of serial data.
Optionally, the bus is a differential asynchronous bus, and may include a differential pair, and the differential pair includes only one pair of differential output terminals (TXP +/TXN-), and the application realizes the built-in serial-parallel conversion module through the serial serializer, thereby simplifying the software configuration.
Optionally, the word length adjusting unit includes a radio frequency interface register.
In this application, the radio interface registers may include a MAGIC Number, a broadcast command, a slave address, a communication data bit length, and a register radio unit. The MAGIC Number is a factory handshake byte interference code which is solidified through one-time programming, the broadcast command is programmable, all devices on the differential bus respond to the operation command code, the slave address is programmable, the device response of the designated address on the differential bus is set, and the register radio frequency unit can be a unit of a WiFi chip function setting register.
In this application, fig. 3 shows a schematic structural diagram of a plurality of chips and buses provided in an embodiment of the application, and as shown in fig. 3, a Micro Controller Unit (MCU) 201 is connected to a differential bus pair 202, and the differential bus pair is connected to a plurality of WiFi chips 203.
In the present application, the slave may include a communication-based chip, and specifically, may be a WiFi chip. The master control unit may include an MCU.
It should be noted that, in the present application, the number of the WiFi chips is not specifically limited, and may be 256, or 255, and the calibration adjustment may be performed according to an actual application scenario.
The communication chip provided by the embodiment of the invention transmits the initialization parameter information of a plurality of slave machines to the bus in the length of the second byte through the connection of the main line and the plurality of slave machines, each slave machine receives the initialization parameter information from the bus, in case that there is at least one initialization parameter matching the radio frequency signal in the slave initialization parameter information, the communication chip of the embodiment of the application is adopted to respond to the radio frequency signal, namely, the matched slave is controlled to execute the radio frequency signal related command, the slave address adaptation mechanism of the two-wire system IIC bus is not needed to respond, in addition, the initialization parameter information can be sent by adopting the second byte length instead of only adopting the first byte length in the prior art, so that the parameter range of the communication chip is improved, and the reliability and the stability of the communication chip are improved.
Fig. 4 is a flowchart illustrating a communication method of a communication apparatus according to an embodiment of the present application, which is applied to a communication chip having a master control unit, a word length adjustment unit, a bus, and a plurality of slaves; the method comprises the following steps:
step 301: and the master control unit sends the initialization parameter information of the slave machines to the word length adjusting unit through the bus according to the first byte length under the condition that at least two handshakes between the master control unit and the slave machines are successful.
And if at least two of the master control unit and the plurality of slaves have successfully handshake, the master control unit sends the slave initialization parameter information to the word length adjusting unit through the bus according to the first byte length, and then step 302 is executed.
Step 302: and the word length adjusting unit sends the slave initialization parameter information to the plurality of slaves according to a second byte length.
The first byte length is different from the second byte length.
Wherein the first byte length is a fixed byte length and may be an 8-bit byte length command.
The second byte length may be a byte length command that can be adjusted and set, may be a 10-bit byte length command, and may also be a 12-bit byte length command.
In the application, when the communication handshake is established, the internal logic of the integrated circuit firstly initiates a detection waveform, two interfaces of a differential pair are automatically established, and the differential positive end and the differential negative end are connected in a self-adaptive manner, so that the positive end and the negative end are freely adapted. According to the first byte length, for example, the subsequent communication data word length can be set at the designated word length adjusting unit according to the 8-bit byte length command, that is, the subsequent second byte length is set. The variable bit word length can be realized, and parameter reading and writing can be realized.
After the word length adjusting unit transmits the slave initialization parameter information to the plurality of slaves according to the second byte length,
step303 is executed.
Step 303: and at least two slave machines respond to the radio frequency signal when the slave machine initialization parameter information has at least one initialization parameter matched with the radio frequency signal.
Optionally, before the master control unit sends the slave initialization parameter information to the word length adjusting unit through the bus according to the first byte length when at least two handshakes between the master control unit and the plurality of slaves are successful, the method further includes:
and the bus acquires the slave initialization parameter information corresponding to at least two slaves.
Optionally, before the bus acquires the slave initialization parameter information corresponding to at least two slaves, the method further includes:
when data communication is established, the bus establishes a differential pair port which communicates with the bus, and the differential pair port is connected with the differential positive end and the differential negative end of the bus based on the differential pair port.
The control method of the communication chip provided by the embodiment of the invention sends the initialization parameter information of a plurality of slave machines to the bus in the length of the second byte through the connection of the main line and the plurality of slave machines, each slave machine receives the initialization parameter information from the bus, in case that there is at least one initialization parameter matching the radio frequency signal in the slave initialization parameter information, the communication chip of the embodiment of the application is adopted to respond to the radio frequency signal, namely, the matched slave is controlled to execute the radio frequency signal related command, the slave address adaptation mechanism of the two-wire system IIC bus is not needed to respond, in addition, the initialization parameter information can be sent by adopting the second byte length instead of the initialization parameter information only sent by adopting the first byte length in the prior art, so that the parameter range of the communication chip is improved, and the reliability and the stability of the communication chip are improved.
The communication method of the communication device provided by the invention is applied to the communication chip shown in any one of fig. 1 to fig. 3, and is not repeated here for avoiding repetition.
The electronic device in the embodiment of the present invention may be a device, or may be a component, an integrated circuit, or a chip in a terminal. The device can be mobile electronic equipment or non-mobile electronic equipment. By way of example, the mobile electronic device may be a mobile phone, a tablet computer, a notebook computer, a palm top computer, a vehicle-mounted electronic device, a wearable device, an ultra-mobile personal computer (UMPC), a netbook or a Personal Digital Assistant (PDA), and the like, and the non-mobile electronic device may be a server, a Network Attached Storage (NAS), a Personal Computer (PC), a Television (TV), a teller machine or a self-service machine, and the like, and the embodiment of the present invention is not particularly limited.
The electronic device in the embodiment of the present invention may be an apparatus having an operating system. The operating system may be an Android (Android) operating system, an ios operating system, or other possible operating systems, and embodiments of the present invention are not limited in particular.
Fig. 5 is a schematic diagram illustrating a hardware structure of an electronic device according to an embodiment of the present invention. As shown in fig. 5, the electronic device 400 includes a
processor410.
As shown in fig. 5, the
processor410 may be a general processing unit (CPU), a microprocessor, an application-specific integrated circuit (ASIC), or one or more ics for controlling the execution of programs according to the present invention.
As shown in fig. 5, the electronic device 400 may further include a communication line 440. Communication link 440 may include a path for transmitting information between the aforementioned components.
Optionally, as shown in fig. 5, the electronic device may further include a
communication interface420. The
communication interface420 may be one or more.
Communication interface420 may use any transceiver or the like for communicating with other devices or a communication network.
Optionally, as shown in fig. 5, the electronic device may further include a
memory430. The
memory430 is used to store computer-executable instructions for performing aspects of the present invention and is controlled for execution by the processor. The processor is used for executing the computer execution instructions stored in the memory, thereby realizing the method provided by the embodiment of the invention.
As shown in fig. 5, the
memory430 may be a read-only memory (ROM) or other types of static storage devices that can store static information and instructions, a Random Access Memory (RAM) or other types of dynamic storage devices that can store information and instructions, an electrically erasable programmable read-only memory (EEPROM), a compact disc read-only memory (CD-ROM) or other optical disc storage, optical disc storage (including compact disc, laser disc, optical disc, digital versatile disc, blu-ray disc, etc.), magnetic disk storage media or other magnetic storage devices, or any other medium that can be used to carry or store desired program code in the form of instructions or data structures and that can be accessed by a computer, but is not limited to such. The
memory430 may be separate and coupled to the
processor410 via a communication link 440. The
memory430 may also be integrated with the
processor410.
Optionally, the computer-executable instructions in the embodiment of the present invention may also be referred to as application program codes, which is not specifically limited in this embodiment of the present invention.
In particular implementations, as one embodiment,
processor410 may include one or more CPUs, such as CPU0 and CPU1 in fig. 5, as shown in fig. 5.
In a specific implementation, as an embodiment, as shown in fig. 5, the terminal device may include a plurality of processors, such as the
first processor4101 and the
second processor4102 in fig. 5. Each of these processors may be a single core processor or a multi-core processor.
Fig. 6 is a schematic structural diagram of a chip according to an embodiment of the present invention. As shown in fig. 6, the chip 500 includes one or more than two (including two)
processors410.
Optionally, as shown in fig. 6, the chip further includes a
communication interface420 and a
memory430, and the
memory430 may include a read-only memory and a random access memory and provide operating instructions and data to the processor. The portion of memory may also include non-volatile random access memory (NVRAM).
In some embodiments, as shown in FIG. 6,
memory430 stores elements, execution modules or data structures, or a subset thereof, or an expanded set thereof.
In the embodiment of the present invention, as shown in fig. 6, by calling an operation instruction stored in the memory (the operation instruction may be stored in the operating system), a corresponding operation is performed.
As shown in fig. 6, the
processor410 controls the processing operation of any one of the terminal devices, and the
processor410 may also be referred to as a Central Processing Unit (CPU).
As shown in FIG. 6,
memory430 may include both read-only memory and random access memory, and provides instructions and data to the processor. A portion of the
memory430 may also include NVRAM. For example, in applications where the memory, communication interface, and memory are coupled together by a bus system that may include a power bus, a control bus, a status signal bus, etc., in addition to a data bus. But for clarity of illustration the various buses are labeled as
bus system540 in figure 6.
As shown in fig. 6, the method disclosed in the above embodiments of the present invention may be applied to a processor, or may be implemented by a processor. The processor may be an integrated circuit chip having signal processing capabilities. In implementation, the steps of the above method may be performed by integrated logic circuits of hardware in a processor or instructions in the form of software. The processor may be a general purpose processor, a Digital Signal Processor (DSP), an ASIC, an FPGA (field-programmable gate array) or other programmable logic device, discrete gate or transistor logic device, or discrete hardware components. The various methods, steps and logic blocks disclosed in the embodiments of the present invention may be implemented or performed. A general purpose processor may be a microprocessor or the processor may be any conventional processor or the like. The steps of the method disclosed in connection with the embodiments of the present invention may be directly implemented by a hardware decoding processor, or implemented by a combination of hardware and software modules in the decoding processor. The software module may be located in ram, flash memory, rom, prom, or eprom, registers, etc. storage media as is well known in the art. The storage medium is located in a memory, and a processor reads information in the memory and completes the steps of the method in combination with hardware of the processor.
In one aspect, a computer-readable storage medium is provided, in which instructions are stored, and when executed, the instructions implement the functions performed by the terminal device in the above embodiments.
In one aspect, a chip is provided, where the chip is applied in a terminal device, and the chip includes at least one processor and a communication interface, where the communication interface is coupled with the at least one processor, and the processor is configured to execute instructions to implement the functions performed by the communication chip in the foregoing embodiments.
In the above embodiments, the implementation may be wholly or partially realized by software, hardware, firmware, or any combination thereof. When implemented in software, may be implemented in whole or in part in the form of a computer program product. The computer program product includes one or more computer programs or instructions. When the computer program or instructions are loaded and executed on a computer, the procedures or functions described in the embodiments of the present invention are performed in whole or in part. The computer may be a general purpose computer, a special purpose computer, a computer network, a terminal, a user device, or other programmable apparatus. The computer program or instructions may be stored in a computer readable storage medium or transmitted from one computer readable storage medium to another computer readable storage medium, for example, the computer program or instructions may be transmitted from one website, computer, server, or data center to another website, computer, server, or data center by wire or wirelessly. The computer-readable storage medium can be any available medium that can be accessed by a computer or a data storage device such as a server, data center, etc. that integrates one or more available media. The usable medium may be a magnetic medium, such as a floppy disk, a hard disk, a magnetic tape; or optical media such as Digital Video Disks (DVDs); it may also be a semiconductor medium, such as a Solid State Drive (SSD).
While the invention has been described in connection with various embodiments, other variations to the disclosed embodiments can be understood and effected by those skilled in the art in practicing the claimed invention, from a review of the drawings, the disclosure, and the appended claims. In the claims, the word "comprising" does not exclude other elements or steps, and the word "a" or "an" does not exclude a plurality. A single processor or other unit may fulfill the functions of several items recited in the claims. The mere fact that certain measures are recited in mutually different dependent claims does not indicate that a combination of these measures cannot be used to advantage.
While the invention has been described in conjunction with specific features and embodiments thereof, it will be evident that various modifications and combinations can be made thereto without departing from the spirit and scope of the invention. Accordingly, the specification and figures are merely exemplary of the invention as defined in the appended claims and are intended to cover any and all modifications, variations, combinations, or equivalents within the scope of the invention. It will be apparent to those skilled in the art that various changes and modifications may be made in the present invention without departing from the spirit and scope of the invention. Thus, if such modifications and variations of the present invention fall within the scope of the claims of the present invention and their equivalents, the present invention is also intended to include such modifications and variations.
Claims (10)
1. A communications apparatus, comprising: the device comprises a main control unit, a word length adjusting unit, a bus and a plurality of slaves for receiving radio frequency signals; the master control unit is communicated with the bus, and the bus is respectively communicated with the plurality of slave machines through the word length adjusting unit;
the master control unit is used for sending the initialization parameter information of the slave machines to the word length adjusting unit through the bus according to a first byte length under the condition that at least two handshaking between the master control unit and the slave machines are successful;
the word length adjusting unit is used for sending the slave initialization parameter information to the plurality of slaves according to a second byte length; the first byte length is different from the second byte length;
the at least two slave machines are used for responding to the radio frequency signal under the condition that at least one initialization parameter matched with the radio frequency signal exists in the slave machine initialization parameter information.
2. The communication device of claim 1, wherein the bus is a differential asynchronous bus.
3. The communications device of claim 1, further comprising: a serializer deserializer through which the bus communicates with the word length adjusting unit.
4. The communications apparatus of claim 1, wherein the master unit is further configured to: and when data communication is established, establishing a differential pair port for communicating with the bus, and connecting differential positive and negative ends of the bus based on the differential pair port.
5. The communication apparatus according to claim 1, wherein the word length adjusting unit comprises a radio frequency interface register.
6. The communication device according to claim 1, wherein the slave is a communication chip; the communication chip comprises a wireless local area communication chip or a Bluetooth communication chip.
7. A communication method of a communication device is applied to a communication chip with a main control unit, a word length adjusting unit, a bus and a plurality of slaves, and the method comprises the following steps:
the master control unit sends the initialization parameter information of the slave machines to the word length adjusting unit through the bus according to the first byte length under the condition that at least two handshaking between the master control unit and the slave machines are successful;
the word length adjusting unit sends the slave initialization parameter information to the plurality of slaves according to a second byte length; the first byte length is different from the second byte length;
and at least two slave machines respond to the radio frequency signal when the slave machine initialization parameter information has at least one initialization parameter matched with the radio frequency signal.
8. The method of claim 7, wherein before the master unit sends the slave initialization parameter information to the word length adjustment unit through the bus according to the first byte length if at least two handshakes between the master unit and the plurality of slaves are successful, the method further comprises:
and the bus acquires the slave initialization parameter information corresponding to at least two slaves.
9. The method of claim 8, wherein before the bus obtains the slave initialization parameter information corresponding to at least two of the slaves, the method further comprises:
when data communication is established, the bus establishes a differential pair port which communicates with the bus, and the differential pair port is connected with the differential positive end and the differential negative end of the bus based on the differential pair port.
10. An electronic device comprising the communication apparatus according to any one of claims 1 to 6.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN202110650620.XA CN113282532B (en) | 2021-06-11 | 2021-06-11 | Communication device, communication method of communication device and electronic equipment |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN202110650620.XA CN113282532B (en) | 2021-06-11 | 2021-06-11 | Communication device, communication method of communication device and electronic equipment |
Publications (2)
Publication Number | Publication Date |
---|---|
CN113282532A true CN113282532A (en) | 2021-08-20 |
CN113282532B CN113282532B (en) | 2021-10-15 |
Family
ID=77284164
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN202110650620.XA Active CN113282532B (en) | 2021-06-11 | 2021-06-11 | Communication device, communication method of communication device and electronic equipment |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN113282532B (en) |
Cited By (1)
* Cited by examiner, † Cited by third partyPublication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN114187596A (en) * | 2022-02-15 | 2022-03-15 | 成都爱旗科技有限公司 | Chip surface character detection system |
Citations (14)
* Cited by examiner, † Cited by third partyPublication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20060041631A1 (en) * | 2004-08-19 | 2006-02-23 | Yukio Kadowaki | Method and apparatus for serial communication system capable of identifying slave apparatus using half-duplex channel communication method |
US7020160B1 (en) * | 2001-12-17 | 2006-03-28 | Supergate Technology Usa, Inc. | Interface circuits for modularized data optimization engines and methods therefor |
US20070080788A1 (en) * | 2005-10-12 | 2007-04-12 | Honeywell International Inc. | System and method for slaves in a master-slave wireless network to dynamically develop affinity to a time slot |
CN201063702Y (en) * | 2007-03-15 | 2008-05-21 | 武汉尚信科技有限公司 | Digital television sharing device |
CN102510351A (en) * | 2011-09-26 | 2012-06-20 | 迈普通信技术股份有限公司 | Method for receiving and transmitting data by adopting data communication bus |
CN103226536A (en) * | 2012-01-30 | 2013-07-31 | 英飞凌科技股份有限公司 | System and method for a bus interface |
US20150356052A1 (en) * | 2014-02-03 | 2015-12-10 | Valens Semiconductor Ltd. | Seamless addition of high bandwidth lanes |
CN108292286A (en) * | 2015-11-24 | 2018-07-17 | 高通股份有限公司 | The full mask part bit-field of masking write-in for latency-sensitive(FM-PBF)Technology |
CN109560967A (en) * | 2018-12-18 | 2019-04-02 | 珠海格力电器股份有限公司 | Master-slave machine switching circuit and circuit control method |
CN109889211A (en) * | 2018-12-24 | 2019-06-14 | 中国电子科技集团公司第二十研究所 | A kind of multi-channel radio frequency applied to phased-array radar is directly adopted and generation circuit |
US10606794B1 (en) * | 2019-05-14 | 2020-03-31 | Infineon Technologies Ag | Clock signal monitor for slave device on a master-slave bus |
CN111475432A (en) * | 2020-04-08 | 2020-07-31 | 北京中科银河芯科技有限公司 | Slave starting control device, single bus system and control method thereof |
CN212909515U (en) * | 2020-09-16 | 2021-04-06 | 深圳市鼎志鑫科技有限公司 | Radio frequency integrated circuit |
CN112800795A (en) * | 2021-03-26 | 2021-05-14 | 广州智慧城市发展研究院 | Low-power-consumption card detection control system and method |
-
2021
- 2021-06-11 CN CN202110650620.XA patent/CN113282532B/en active Active
Patent Citations (14)
* Cited by examiner, † Cited by third partyPublication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7020160B1 (en) * | 2001-12-17 | 2006-03-28 | Supergate Technology Usa, Inc. | Interface circuits for modularized data optimization engines and methods therefor |
US20060041631A1 (en) * | 2004-08-19 | 2006-02-23 | Yukio Kadowaki | Method and apparatus for serial communication system capable of identifying slave apparatus using half-duplex channel communication method |
US20070080788A1 (en) * | 2005-10-12 | 2007-04-12 | Honeywell International Inc. | System and method for slaves in a master-slave wireless network to dynamically develop affinity to a time slot |
CN201063702Y (en) * | 2007-03-15 | 2008-05-21 | 武汉尚信科技有限公司 | Digital television sharing device |
CN102510351A (en) * | 2011-09-26 | 2012-06-20 | 迈普通信技术股份有限公司 | Method for receiving and transmitting data by adopting data communication bus |
CN103226536A (en) * | 2012-01-30 | 2013-07-31 | 英飞凌科技股份有限公司 | System and method for a bus interface |
US20150356052A1 (en) * | 2014-02-03 | 2015-12-10 | Valens Semiconductor Ltd. | Seamless addition of high bandwidth lanes |
CN108292286A (en) * | 2015-11-24 | 2018-07-17 | 高通股份有限公司 | The full mask part bit-field of masking write-in for latency-sensitive(FM-PBF)Technology |
CN109560967A (en) * | 2018-12-18 | 2019-04-02 | 珠海格力电器股份有限公司 | Master-slave machine switching circuit and circuit control method |
CN109889211A (en) * | 2018-12-24 | 2019-06-14 | 中国电子科技集团公司第二十研究所 | A kind of multi-channel radio frequency applied to phased-array radar is directly adopted and generation circuit |
US10606794B1 (en) * | 2019-05-14 | 2020-03-31 | Infineon Technologies Ag | Clock signal monitor for slave device on a master-slave bus |
CN111475432A (en) * | 2020-04-08 | 2020-07-31 | 北京中科银河芯科技有限公司 | Slave starting control device, single bus system and control method thereof |
CN212909515U (en) * | 2020-09-16 | 2021-04-06 | 深圳市鼎志鑫科技有限公司 | Radio frequency integrated circuit |
CN112800795A (en) * | 2021-03-26 | 2021-05-14 | 广州智慧城市发展研究院 | Low-power-consumption card detection control system and method |
Non-Patent Citations (1)
* Cited by examiner, † Cited by third partyTitle |
---|
LEUNG_MANWAH: "CC2640R2F学习笔记(18)——GAP主机端获取从机广播数据", 《HTTPS://WWW.JIANSHU.COM/P/919F1683A7D2》 * |
Cited By (1)
* Cited by examiner, † Cited by third partyPublication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN114187596A (en) * | 2022-02-15 | 2022-03-15 | 成都爱旗科技有限公司 | Chip surface character detection system |
Also Published As
Publication number | Publication date |
---|---|
CN113282532B (en) | 2021-10-15 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP3706010B1 (en) | 2023-10-25 | Enabling sync header suppression latency optimization in the presence of retimers for serial interconnect |
US9710410B2 (en) | 2017-07-18 | Camera control slave devices with multiple slave device identifiers |
CN101304356B (en) | 2011-11-16 | Wireless communication terminal, semiconductor device, data communication method and wireless communication system |
WO2007002942A1 (en) | 2007-01-04 | Point-to-point link negotiation method and apparatus |
US9514066B1 (en) | 2016-12-06 | Reconfigurable interface and method of configuring a reconfigurable interface |
US20160170548A1 (en) | 2016-06-16 | Apparatus, system and method for communication of touch sensor information |
CN107391419B (en) | 2020-02-14 | Support general sequence busbar concentrator of many host computers and automobile-used host computer |
CN107111564B (en) | 2020-11-06 | Adapter for connecting connectors in series |
US9524265B2 (en) | 2016-12-20 | Providing a serial protocol for a bidirectional serial interconnect |
US10198387B2 (en) | 2019-02-05 | Electronic device and method for controlling signal strength according to mode |
US20190171609A1 (en) | 2019-06-06 | Non-destructive outside device alerts for multi-lane i3c |
KR20160037114A (en) | 2016-04-05 | Serial peripheral interface |
CN105701038B (en) | 2019-02-05 | A kind of cascade chip starting method and relevant apparatus |
JP2019197598A (en) | 2019-11-14 | Systems and methods for low voltage secure digital (sd) interfaces |
CN113282532B (en) | 2021-10-15 | Communication device, communication method of communication device and electronic equipment |
WO2014023247A1 (en) | 2014-02-13 | Embedded device and method for control data communication based on the device |
CN114826542A (en) | 2022-07-29 | Data transmission method, device, equipment and medium based on asynchronous serial communication |
CN114328329A (en) | 2022-04-12 | Communication module design method and device compatible with master and slave devices |
CN113641610A (en) | 2021-11-12 | Processor interface circuit, time-sharing multiplexing method of processor interface and electronic equipment |
CN115982090B (en) | 2023-06-23 | Method and device for realizing remote memory access by cooperation of software and hardware |
JP4431768B2 (en) | 2010-03-17 | Portable electronic device, reading method and writing method |
CN114338567A (en) | 2022-04-12 | SDIO interface data transmission method and device and SDIO interface equipment |
KR100922812B1 (en) | 2009-10-21 | Peripheral Control Method and System |
CN108009110B (en) | 2020-03-10 | Equipment identification method and device |
JP2016218943A (en) | 2016-12-22 | COMMUNICATION DEVICE, COMMUNICATION CONTROL METHOD, AND COMMUNICATION CONTROL PROGRAM |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
2021-08-20 | PB01 | Publication | |
2021-08-20 | PB01 | Publication | |
2021-09-07 | SE01 | Entry into force of request for substantive examination | |
2021-09-07 | SE01 | Entry into force of request for substantive examination | |
2021-10-15 | GR01 | Patent grant | |
2021-10-15 | GR01 | Patent grant | |
2023-04-11 | PE01 | Entry into force of the registration of the contract for pledge of patent right |
Denomination of invention: A communication device, a communication method for a communication device, and an electronic device Effective date of registration: 20230324 Granted publication date: 20211015 Pledgee: Chengdu Rural Commercial Bank Co.,Ltd. high tech sub branch Pledgor: Chengdu Aiqi Technology Co.,Ltd. Registration number: Y2023510000079 |
2023-04-11 | PE01 | Entry into force of the registration of the contract for pledge of patent right | |
2024-03-22 | PC01 | Cancellation of the registration of the contract for pledge of patent right |
Granted publication date: 20211015 Pledgee: Chengdu Rural Commercial Bank Co.,Ltd. high tech sub branch Pledgor: Chengdu Aiqi Technology Co.,Ltd. Registration number: Y2023510000079 |
2024-03-22 | PC01 | Cancellation of the registration of the contract for pledge of patent right |