patents.google.com

CN118606241A - Multi-serial port switching system, method, board and storage medium - Google Patents

  • ️Fri Sep 06 2024

CN118606241A - Multi-serial port switching system, method, board and storage medium - Google Patents

Multi-serial port switching system, method, board and storage medium Download PDF

Info

Publication number
CN118606241A
CN118606241A CN202410779962.5A CN202410779962A CN118606241A CN 118606241 A CN118606241 A CN 118606241A CN 202410779962 A CN202410779962 A CN 202410779962A CN 118606241 A CN118606241 A CN 118606241A Authority
CN
China
Prior art keywords
uart
signal
programmable logic
management controller
logic device
Prior art date
2024-06-17
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN202410779962.5A
Other languages
Chinese (zh)
Inventor
陈佳宇
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Shanghai Xinxi Information Technology Co ltd
Original Assignee
Shanghai Xinxi Information Technology Co ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
2024-06-17
Filing date
2024-06-17
Publication date
2024-09-06
2024-06-17 Application filed by Shanghai Xinxi Information Technology Co ltd filed Critical Shanghai Xinxi Information Technology Co ltd
2024-06-17 Priority to CN202410779962.5A priority Critical patent/CN118606241A/en
2024-09-06 Publication of CN118606241A publication Critical patent/CN118606241A/en
Status Pending legal-status Critical Current

Links

  • 238000000034 method Methods 0.000 title claims abstract description 26
  • 238000012360 testing method Methods 0.000 claims description 8
  • 238000004590 computer program Methods 0.000 claims description 6
  • 238000006243 chemical reaction Methods 0.000 abstract description 9
  • 230000005540 biological transmission Effects 0.000 description 10
  • 238000013461 design Methods 0.000 description 8
  • 238000004891 communication Methods 0.000 description 7
  • 238000010586 diagram Methods 0.000 description 6
  • 238000005516 engineering process Methods 0.000 description 6
  • 101800000535 3C-like proteinase Proteins 0.000 description 2
  • 101800002396 3C-like proteinase nsp5 Proteins 0.000 description 2
  • 101001121408 Homo sapiens L-amino-acid oxidase Proteins 0.000 description 2
  • 102100026388 L-amino-acid oxidase Human genes 0.000 description 2
  • 230000010354 integration Effects 0.000 description 2
  • 238000012423 maintenance Methods 0.000 description 2
  • 238000012986 modification Methods 0.000 description 2
  • 230000004048 modification Effects 0.000 description 2
  • 238000012544 monitoring process Methods 0.000 description 2
  • 230000008054 signal transmission Effects 0.000 description 2
  • 238000004804 winding Methods 0.000 description 2
  • 101000827703 Homo sapiens Polyphosphoinositide phosphatase Proteins 0.000 description 1
  • 102100023591 Polyphosphoinositide phosphatase Human genes 0.000 description 1
  • 101100012902 Saccharomyces cerevisiae (strain ATCC 204508 / S288c) FIG2 gene Proteins 0.000 description 1
  • 101100233916 Saccharomyces cerevisiae (strain ATCC 204508 / S288c) KAR5 gene Proteins 0.000 description 1
  • 230000006978 adaptation Effects 0.000 description 1
  • 238000002955 isolation Methods 0.000 description 1
  • 238000005457 optimization Methods 0.000 description 1
  • 230000000007 visual effect Effects 0.000 description 1

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38Information transfer, e.g. on bus
    • G06F13/382Information transfer, e.g. on bus using universal interface adapter
    • G06F13/387Information transfer, e.g. on bus using universal interface adapter for adaptation of different data processing systems to different peripheral devices, e.g. protocol converters for incompatible systems, open system
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38Information transfer, e.g. on bus
    • G06F13/42Bus transfer protocol, e.g. handshake; Synchronisation
    • G06F13/4282Bus transfer protocol, e.g. handshake; Synchronisation on a serial bus, e.g. I2C bus, SPI bus

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Programmable Controllers (AREA)

Abstract

本申请提供一种多串口切换系统、方法、板卡及存储介质,多串口切换系统包括:可编程逻辑器件、基板管理控制器和至少一个处理器,处理器通过可编程逻辑器件与基板管理控制器连接;处理器中包括第一UART模块,第一UART模块与可编程逻辑器件连接;可编程逻辑器件包括切换模块,切换模块的输入端与第一UART模块连接,切换模块的第一输出端与可编程逻辑器件的输出端连接,切换模块的第二输出端与基板管理控制器连接;基板管理控制器用于从多组UART信号中确定待输出的UART信号,并向可编程逻辑器件发送控制信号。无需转换芯片,节省PCB板空间,降低成本;走线简单,信号之间不易产生信号干扰的问题。

The present application provides a multi-serial port switching system, method, board and storage medium, wherein the multi-serial port switching system comprises: a programmable logic device, a baseboard management controller and at least one processor, wherein the processor is connected to the baseboard management controller through the programmable logic device; the processor comprises a first UART module, wherein the first UART module is connected to the programmable logic device; the programmable logic device comprises a switching module, wherein the input end of the switching module is connected to the first UART module, the first output end of the switching module is connected to the output end of the programmable logic device, and the second output end of the switching module is connected to the baseboard management controller; the baseboard management controller is used to determine the UART signal to be output from multiple groups of UART signals, and send a control signal to the programmable logic device. No conversion chip is required, thus saving PCB board space and reducing costs; the wiring is simple, and signal interference is not easily generated between signals.

Description

多串口切换系统、方法、板卡及存储介质Multi-serial port switching system, method, board and storage medium

技术领域Technical Field

本申请涉及通信技术领域,尤其涉及一种多串口切换系统、方法、板卡及存储介质。The present application relates to the field of communication technology, and in particular to a multi-serial port switching system, method, board and storage medium.

背景技术Background Art

在现代服务器产品的设计中,满足平台需求的硬件链路连接是一个关键问题,特别是对于需要通过硬件链路连接可编程逻辑器件(CPLD)、基板管理控制器(BMC)和外部MiniHD接口的应用场景,设计的复杂性和成本控制成为主要挑战。In the design of modern server products, hardware link connection that meets platform requirements is a key issue, especially for application scenarios that require connecting programmable logic devices (CPLDs), baseboard management controllers (BMCs), and external MiniHD interfaces through hardware links. Design complexity and cost control become major challenges.

在构思及实现本申请过程中,发明人发现至少存在如下问题:由于目前通常采用多个转换芯片(Level Shift)、不同大小的连接器以及切换芯片来实现这些连接。但使用大量的转换芯片和连接器会增加硬件成本,且在有限的PCB板上占用大量的空间、存在走线复杂,还会导致信号干扰的问题。In the process of conceiving and implementing this application, the inventors found that there are at least the following problems: Currently, multiple conversion chips (Level Shift), connectors of different sizes, and switching chips are usually used to achieve these connections. However, the use of a large number of conversion chips and connectors will increase the hardware cost, take up a lot of space on the limited PCB board, have complex routing, and cause signal interference.

前面的叙述在于提供一般的背景信息,并不一定构成现有技术。The preceding description is intended to provide general background information and does not necessarily constitute prior art.

发明内容Summary of the invention

本申请提供一种多串口切换系统、方法、板卡及存储介质,解决现有技术中存在走线复杂、成本高及空间占用多的问题。The present application provides a multi-serial port switching system, method, board and storage medium to solve the problems of complex wiring, high cost and large space occupation in the prior art.

第一方面,本申请提供一种多串口切换系统,包括:可编程逻辑器件、基板管理控制器和至少一个处理器,处理器通过可编程逻辑器件与基板管理控制器连接;In a first aspect, the present application provides a multi-serial port switching system, comprising: a programmable logic device, a baseboard management controller, and at least one processor, wherein the processor is connected to the baseboard management controller via the programmable logic device;

处理器中包括第一UART模块,第一UART模块与可编程逻辑器件连接;The processor includes a first UART module, and the first UART module is connected to the programmable logic device;

可编程逻辑器件包括切换模块,切换模块的输入端与第一UART模块连接,切换模块的第一输出端与可编程逻辑器件的输出端连接,切换模块的第二输出端与基板管理控制器连接;The programmable logic device includes a switching module, an input end of the switching module is connected to the first UART module, a first output end of the switching module is connected to an output end of the programmable logic device, and a second output end of the switching module is connected to a baseboard management controller;

可编程逻辑器件用于获取处理器中的UART模块中的多组UART信号,并将UART信号传输至基板管理控制器和输出端;基板管理控制器用于从多组UART信号中确定待输出的UART信号,并向可编程逻辑器件发送控制信号,控制信号用于控制可编程逻辑器件输出待输出的UART信号。The programmable logic device is used to obtain multiple groups of UART signals in the UART module in the processor, and transmit the UART signals to the baseboard management controller and the output end; the baseboard management controller is used to determine the UART signal to be output from the multiple groups of UART signals, and send a control signal to the programmable logic device, and the control signal is used to control the programmable logic device to output the UART signal to be output.

在其中一个实施例中,所述切换模块用于:In one embodiment, the switching module is used to:

将每个所述UART信号切换为第一子信号和第二子信号;其中,所述第一子信号和所述第二子信号相同;Switch each of the UART signals into a first sub-signal and a second sub-signal; wherein the first sub-signal and the second sub-signal are the same;

并将所述第一子信号传输至所述基板管理控制器,并在所述可编程逻辑器件接收到所述控制信号后从所述第二子信号中选择输出。The first sub-signal is transmitted to the baseboard management controller, and after the programmable logic device receives the control signal, an output is selected from the second sub-signal.

在其中一个实施例中,基板管理控制器包括第二UART模块,第二UART模块用于接收和/或发送UART信号。In one embodiment, the baseboard management controller includes a second UART module, and the second UART module is used to receive and/or send UART signals.

在其中一个实施例中,该多串口切换系统还包括第一连接器,第一连接器的输入端与第一UART模块连接,用于接收多组UART信号,第一连接器的输出端连接测试端口。In one embodiment, the multi-serial port switching system further includes a first connector, an input end of the first connector is connected to a first UART module for receiving multiple groups of UART signals, and an output end of the first connector is connected to a test port.

在其中一个实施例中,该多串口切换系统还包括第二连接器,第二连接器的输入端与基板管理控制器连接,第二连接器的输出端连接测试端口。In one embodiment, the multi-serial port switching system further includes a second connector, an input end of the second connector is connected to the baseboard management controller, and an output end of the second connector is connected to the test port.

在其中一个实施例中,可编程逻辑器件的输出端与外部接口连接;In one embodiment, the output terminal of the programmable logic device is connected to the external interface;

外部接口为MiniHD接口。The external interface is MiniHD interface.

第二方面,本申请还提供一种多串口切换方法,该方法包括:In a second aspect, the present application also provides a multi-serial port switching method, the method comprising:

获取处理器发出的多组UART信号;Get multiple sets of UART signals sent by the processor;

将多组UART信号发送给基板管理控制器;Send multiple groups of UART signals to the baseboard management controller;

获取基板管理控制器的控制信号,并根据控制信号输出待输出的UART信号。Obtain a control signal from a baseboard management controller, and output a UART signal to be output according to the control signal.

在其中一个实施例中,该方法包括:In one embodiment, the method includes:

将每组UART信号切换为第一子信号和第二子信号,第一子信号和第二子信号相同;Switch each group of UART signals into a first sub-signal and a second sub-signal, wherein the first sub-signal and the second sub-signal are the same;

将第一子信号发送给基板管理控制器;Sending the first sub-signal to a baseboard management controller;

获取基板管理控制器的控制信号,根据控制信号从第二子信号中输出待输出的UART信号。A control signal of a baseboard management controller is obtained, and a UART signal to be output is output from the second sub-signal according to the control signal.

第三方面,本申请还提供一种板卡,包括如任一上述的多串口切换系统。In a third aspect, the present application also provides a board card, comprising any of the multi-serial port switching systems described above.

第四方面,本申请还提供一种存储介质,存储介质上存储有计算机程序,该计算机程序被处理器执行时实现如任一上述的多串口切换方法的步骤。In a fourth aspect, the present application further provides a storage medium having a computer program stored thereon, and when the computer program is executed by a processor, the steps of any of the above-mentioned multi-serial port switching methods are implemented.

本申请提供一种多串口切换系统,包括:可编程逻辑器件、基板管理控制器和至少一个处理器,处理器通过可编程逻辑器件与基板管理控制器连接;处理器中包括第一UART模块,第一UART模块与可编程逻辑器件连接;可编程逻辑器件包括切换模块,切换模块的输入端与第一UART模块连接,切换模块的第一输出端与可编程逻辑器件的输出端连接,切换模块的第二输出端与基板管理控制器连接;可编程逻辑器件用于获取处理器中的第一UART模块中的多组UART信号,并将UART信号传输至基板管理控制器和输出端;基板管理控制器用于从多组UART信号中确定待输出的UART信号,并向可编程逻辑器件发送控制信号,控制信号用于控制可编程逻辑器件输出待输出的UART信号。本申请通过将多组UART信号通过可编程逻辑器件传输至基板管理控制器,由基板管理控制器确定待输出的UART信号,再由可编程逻辑器件输出待输出的UART信号,无需转换芯片,节省PCB板空间,降低成本;其次,处理器和可编程逻辑器件之间的走线简单,信号之间不易产生信号干扰的问题。The present application provides a multi-serial port switching system, including: a programmable logic device, a baseboard management controller and at least one processor, the processor is connected to the baseboard management controller through the programmable logic device; the processor includes a first UART module, the first UART module is connected to the programmable logic device; the programmable logic device includes a switching module, the input end of the switching module is connected to the first UART module, the first output end of the switching module is connected to the output end of the programmable logic device, and the second output end of the switching module is connected to the baseboard management controller; the programmable logic device is used to obtain multiple groups of UART signals in the first UART module in the processor, and transmit the UART signals to the baseboard management controller and the output end; the baseboard management controller is used to determine the UART signal to be output from the multiple groups of UART signals, and send a control signal to the programmable logic device, and the control signal is used to control the programmable logic device to output the UART signal to be output. The present application transmits multiple groups of UART signals to the baseboard management controller through the programmable logic device, the baseboard management controller determines the UART signal to be output, and then the programmable logic device outputs the UART signal to be output, without the need for a conversion chip, saving PCB board space and reducing costs; secondly, the routing between the processor and the programmable logic device is simple, and it is not easy to cause signal interference between signals.

附图说明BRIEF DESCRIPTION OF THE DRAWINGS

此处的附图被并入说明书中并构成本说明书的一部分,示出了符合本申请的实施例,并与说明书一起用于解释本申请的原理。The accompanying drawings, which are incorporated in and constitute a part of this specification, illustrate embodiments consistent with the present application and, together with the description, serve to explain the principles of the present application.

图1为一实施例提供的多串口切换系统的结构示意图;FIG1 is a schematic structural diagram of a multi-serial port switching system provided by an embodiment;

图2为本申请一实施例提供的多串口切换系统的结构示意图;FIG2 is a schematic diagram of the structure of a multi-serial port switching system provided in an embodiment of the present application;

图3为本申请另一实施例提供的多串口切换系统的结构示意图;FIG3 is a schematic diagram of the structure of a multi-serial port switching system provided by another embodiment of the present application;

图4为本申请一实施例提供的多串口切换方法的流程框图。FIG. 4 is a flowchart of a multi-serial port switching method provided in an embodiment of the present application.

附图标记:Reference numerals:

100、处理器;110、第一UART模块;200、可编程逻辑器件;210、切换模块;300、基板管理控制器。100, processor; 110, first UART module; 200, programmable logic device; 210, switching module; 300, baseboard management controller.

通过上述附图,已示出本申请明确的实施例,后文中将有更详细的描述。这些附图和文字描述并不是为了通过任何方式限制本申请构思的范围,而是通过参考特定实施例为本领域技术人员说明本申请的概念。The above drawings have shown clear embodiments of the present application, which will be described in more detail later. These drawings and text descriptions are not intended to limit the scope of the present application in any way, but to illustrate the concept of the present application to those skilled in the art by referring to specific embodiments.

具体实施方式DETAILED DESCRIPTION

这里将详细地对示例性实施例进行说明,其示例表示在附图中。下面的描述涉及附图时,除非另有表示,不同附图中的相同数字表示相同或相似的要素。以下示例性实施例中所描述的实施方式并不代表与本申请相一致的所有实施方式。相反,它们仅是与如所附权利要求书中所详述的、本申请的一些方面相一致的装置和方法的例子。Exemplary embodiments will be described in detail herein, examples of which are shown in the accompanying drawings. When the following description refers to the drawings, unless otherwise indicated, the same numbers in different drawings represent the same or similar elements. The implementations described in the following exemplary embodiments do not represent all implementations consistent with the present application. Instead, they are merely examples of devices and methods consistent with some aspects of the present application as detailed in the appended claims.

专业术语解释:Explanation of professional terms:

UART:(Universal Asynchronous Receiver/Transmitter,通用异步收发器)是一种用于串行通信的硬件设备或模块。它在计算机和嵌入式系统中广泛用于实现异步串行通信,将并行数据转换为串行数据进行传输,并将接收到的串行数据转换回并行数据。UART: (Universal Asynchronous Receiver/Transmitter) is a hardware device or module used for serial communication. It is widely used in computers and embedded systems to implement asynchronous serial communication, convert parallel data into serial data for transmission, and convert received serial data back into parallel data.

Mini HD接口是一种小型高清晰度多媒体接口,用于连接各种数字设备,如相机、摄像机、平板电脑等,与显示器、电视等显示设备进行高清视频和音频传输,Mini HD接口通常比标准HDMI接口更小,适用于一些便携式设备或空间有限的设备,Mini HD接口通常支持高清视频传输,包括1080p分辨率和多声道音频传输。The Mini HD interface is a small high-definition multimedia interface used to connect various digital devices, such as cameras, camcorders, tablet computers, etc., and to transmit high-definition video and audio to display devices such as monitors and TVs. The Mini HD interface is usually smaller than the standard HDMI interface and is suitable for some portable devices or devices with limited space. The Mini HD interface usually supports high-definition video transmission, including 1080p resolution and multi-channel audio transmission.

HDR连接器通常指的是用于连接支持高动态范围(High Dynamic Range,HDR)视频传输的接口或连接器,HDR技术可以提供更广泛的色彩范围和更高的对比度,以实现更生动、更真实的视觉效果,在视频显示和传输领域,HDR连接器通常用于连接支持HDR视频传输的设备,如高清电视将、显示器、摄像机等。HDR connectors usually refer to interfaces or connectors used to connect to support High Dynamic Range (HDR) video transmission. HDR technology can provide a wider color range and higher contrast to achieve more vivid and realistic visual effects. In the field of video display and transmission, HDR connectors are usually used to connect devices that support HDR video transmission, such as HDTVs, monitors, cameras, etc.

切换芯片是一种电子器件,用于在多个输入信号中选择一个输出信号进行传输,通常用于数字电路中,可以实现多路信号的选择和切换功能,切换芯片的作用类似于电子开关,可以根据控制信号选择不同的输入通道,并将选定的输入信号传输到输出端口。A switching chip is an electronic device used to select an output signal from multiple input signals for transmission. It is usually used in digital circuits and can realize the selection and switching functions of multiple signals. The function of the switching chip is similar to an electronic switch. It can select different input channels according to the control signal and transmit the selected input signal to the output port.

BMC(基板管理控制器):基板管理控制器是一个用于系统管理和监控的控制器,通常用于远程管理和监控服务器硬件。BMC (Baseboard Management Controller): A baseboard management controller is a controller used for system management and monitoring, usually used to remotely manage and monitor server hardware.

转换芯片(Level Shifter)也称为电平转换器,是一种用于在不同电压域之间进行信号电平转换的电子元件。A level shifter, also known as a level converter, is an electronic component used to convert signal levels between different voltage domains.

SOL技术:Serial Over LAN,是一个通过局域网进行串行通信的技术,允许远程管理和调试。SOL technology: Serial Over LAN, is a technology for serial communication over a local area network, allowing remote management and debugging.

在现代服务器产品的设计中,满足平台需求的硬件链路连接是一个关键问题,特别是对于需要通过硬件链路连接可编程逻辑器件(CPLD)、基板管理控制器(BMC)和外部MiniHD接口的应用场景,设计的复杂性和成本控制成为主要挑战。目前通常采用多个转换芯片(Level Shift)、不同大小的连接器以及切换芯片来实现这些连接。如图1所示,图1为多串口切换系统的结构示意图,使用了七个转换芯片(level shift)、五个不同大小的HDR连接器及切换芯片(MUX)使得可编程逻辑器件(CPLD)、基板管理控制器(BMC)和外部MiniHD接口连接,但使用大量的转换芯片和连接器会增加硬件成本,且在有限的PCB板上占用大量的空间、存在走线复杂,还会导致信号干扰的问题;其次,该方案全部使用外部线路搭建导致PCB设计复杂,缺少灵活度。In the design of modern server products, hardware link connection that meets platform requirements is a key issue, especially for application scenarios that require hardware links to connect programmable logic devices (CPLDs), baseboard management controllers (BMCs), and external MiniHD interfaces. Design complexity and cost control become major challenges. Currently, multiple conversion chips (Level Shift), connectors of different sizes, and switching chips are usually used to achieve these connections. As shown in Figure 1, Figure 1 is a structural diagram of a multi-serial port switching system, which uses seven conversion chips (level shift), five HDR connectors of different sizes, and switching chips (MUX) to connect programmable logic devices (CPLDs), baseboard management controllers (BMCs), and external MiniHD interfaces. However, the use of a large number of conversion chips and connectors will increase hardware costs, occupy a large amount of space on a limited PCB board, have complex routing, and cause signal interference problems; secondly, the solution uses all external lines to build, resulting in complex PCB design and lack of flexibility.

鉴于此,如图2所示,图2为本申请一实施例提供的多串口切换系统的结构示意图。一种多串口切换系统包括:可编程逻辑器件200、基板管理控制器300和至少一个处理器100,处理器100通过可编程逻辑器件200与基板管理控制器300连接;In view of this, as shown in Figure 2, Figure 2 is a structural diagram of a multi-serial port switching system provided by an embodiment of the present application. A multi-serial port switching system includes: a programmable logic device 200, a baseboard management controller 300 and at least one processor 100, and the processor 100 is connected to the baseboard management controller 300 through the programmable logic device 200;

处理器100中包括第一UART模块110,第一UART模块110与可编程逻辑器件200连接;可编程逻辑器件200包括切换模块210,切换模块210的输入端与第一UART模块110连接,切换模块210的第一输出端与可编程逻辑器件200的输出端连接,切换模块210的第二输出端与基板管理控制器300连接;The processor 100 includes a first UART module 110, and the first UART module 110 is connected to the programmable logic device 200; the programmable logic device 200 includes a switching module 210, an input end of the switching module 210 is connected to the first UART module 110, a first output end of the switching module 210 is connected to an output end of the programmable logic device 200, and a second output end of the switching module 210 is connected to the baseboard management controller 300;

可编程逻辑器件200用于获取处理器100中的第一UART模块中的多组UART信号,并将UART信号传输至基板管理控制器300和输出端;基板管理控制器300用于从多组UART信号中确定待输出的UART信号,并向可编程逻辑器件200发送控制信号,控制信号用于控制可编程逻辑器件200输出待输出的UART信号。The programmable logic device 200 is used to obtain multiple groups of UART signals in the first UART module in the processor 100, and transmit the UART signals to the baseboard management controller 300 and the output end; the baseboard management controller 300 is used to determine the UART signal to be output from the multiple groups of UART signals, and send a control signal to the programmable logic device 200, and the control signal is used to control the programmable logic device 200 to output the UART signal to be output.

本申请通过将多组UART信号通过可编程逻辑器件200传输至基板管理控制器300,由基板管理控制器300确定待输出的UART信号,再由可编程逻辑器件200输出待输出的UART信号,无需转换芯片,节省PCB板空间,降低成本;其次,处理器100和可编程逻辑器件200之间的走线简单,信号之间不易产生信号干扰的问题。本申请通过可编程逻辑器件200(CPLD)和切换模块210的组合,所有的UART信号均可以通过基板管理控制器300进行集中管理和调试,简化了系统的调试过程,且基板管理控制器300可以灵活地选择UART信号,实现对多个独立UART接口的灵活管理和调试;通过SOL技术,还可以实现远程的串行通信和调试,方便系统的远程维护和管理。The present application transmits multiple groups of UART signals to the baseboard management controller 300 through the programmable logic device 200, and the baseboard management controller 300 determines the UART signal to be output, and then the programmable logic device 200 outputs the UART signal to be output, without the need for a conversion chip, saving PCB board space and reducing costs; secondly, the wiring between the processor 100 and the programmable logic device 200 is simple, and it is not easy to cause signal interference between signals. The present application combines the programmable logic device 200 (CPLD) and the switching module 210, so that all UART signals can be centrally managed and debugged through the baseboard management controller 300, simplifying the debugging process of the system, and the baseboard management controller 300 can flexibly select UART signals to achieve flexible management and debugging of multiple independent UART interfaces; through SOL technology, remote serial communication and debugging can also be achieved, facilitating remote maintenance and management of the system.

在其中一个实施例中,切换模块210用于:In one embodiment, the switching module 210 is used to:

将每个UART信号切换为第一子信号和第二子信号;其中,第一子信号和第二子信号相同;Switch each UART signal into a first sub-signal and a second sub-signal; wherein the first sub-signal and the second sub-signal are the same;

并将第一子信号传输至基板管理控制器,并在可编程逻辑器件接收到控制信号后从第二子信号中选择输出。The first sub-signal is transmitted to the baseboard management controller, and the programmable logic device selects and outputs from the second sub-signal after receiving the control signal.

具体地,多组UART信号输入到可编程逻辑器件200CPLD芯片管脚内, 通过CPLD内部的切换模块实现信号A切换为信号A1和信号A2的信号处理,即每组UART信号经过切换模块拆分为第一子信号和第二子信号,其中第一子信号和第二子信号相同。将第一子信号通过可编程逻辑器件200CPLD的GPIO PIN脚传递至BMC,第二子信号传输至在CPLD的第一切换单元211后,通过基板管理控制器300BMC在多组UART信号中选择待输出UART信号S1,并向CPLD发送控制信号;CPLD接收该控制信号,并输出待输出UART信号S1到外部的MiniHD接口。Specifically, multiple groups of UART signals are input into the pins of the programmable logic device 200CPLD chip, and the signal A is switched to the signal A1 and the signal A2 through the switching module inside the CPLD, that is, each group of UART signals is split into a first sub-signal and a second sub-signal through the switching module, wherein the first sub-signal and the second sub-signal are the same. The first sub-signal is transmitted to the BMC through the GPIO PIN pin of the programmable logic device 200CPLD, and after the second sub-signal is transmitted to the first switching unit 211 of the CPLD, the baseboard management controller 300BMC selects the UART signal S1 to be output from the multiple groups of UART signals, and sends a control signal to the CPLD; the CPLD receives the control signal and outputs the UART signal S1 to be output to the external MiniHD interface.

可选地,切换模块的功能可由代码实现。本申请的这种切换方式可以减少板卡上的信号多分支绕线,简化PCB板卡设计,通过可编程逻辑器件CPLD内部将信号处理后可通过软件进行灵活配置,BMC基板管理控制器300可以灵活选择UART信号。Optionally, the function of the switching module can be implemented by code. This switching method of the present application can reduce the multi-branch signal winding on the board, simplify the PCB board design, and can be flexibly configured by software after the signal is processed inside the programmable logic device CPLD, and the BMC baseboard management controller 300 can flexibly select the UART signal.

如图3所示,图3为本申请一实施例提供的多串口切换系统的结构示意图。CPU0_UART0的信号从CPU0到CPLD,在CPLD内部经过切换模块分为CPU0_UART0_MINIHD和CPU0_UART0_BMC 2路信号,其中CPU0_UART0_BMC经过CPLD的GPIO PIN直接输出给到BMC的UART1PIN,另一路CPU0_UART0_MINIHD则与其他的UART信号一起集合在CPLD中切换模块,通过BMC的控制信号选通后切换输出一路UART到MINIHD。由BMC确定CPLD的第一切换单元211的待输出的UART信号。图3中的连线是为了方便理解,实际情况可由软件控制实现,也可由硬件实现。As shown in Figure 3, Figure 3 is a schematic diagram of the structure of a multi-serial port switching system provided by an embodiment of the present application. The signal of CPU0_UART0 goes from CPU0 to CPLD, and is divided into two signals, CPU0_UART0_MINIHD and CPU0_UART0_BMC, through a switching module inside the CPLD. Among them, CPU0_UART0_BMC is directly output to the UART1PIN of the BMC through the GPIO PIN of the CPLD, and the other CPU0_UART0_MINIHD is combined with other UART signals in the switching module of the CPLD, and is switched to output one UART to MINIHD after being selected by the control signal of the BMC. The UART signal to be output of the first switching unit 211 of the CPLD is determined by the BMC. The connection in Figure 3 is for the convenience of understanding. The actual situation can be realized by software control or by hardware.

可选地,切换模块为多路复用器。切换模块为n:1的多路复用器。假设4:1的数字多路复用器,即有4个输入信号(I0、 I1、 I2、 I3)和控制信号(S0,S1),以及一个输出信号(Y)。工作原理如下:当选择信号S0和S1为00时,输出Y连接到输入I0。当选择信号S0和S1为01时,输出Y连接到输入I1。当选择信号S0和S1为10时,输出Y连接到输入I2。当选择信号S0和S1为11时,输出Y连接到输入I3。切换模块也为1:2的多路复用器,将信号S1分为两个相同的信号S11和S12。本申请将切换模块210集成在可编程逻辑器件200中,可以根据需要选择输出不同的UART信号,提高系统的灵活性,节省PCB空间。Optionally, the switching module is a multiplexer. The switching module is an n:1 multiplexer. Assume a 4:1 digital multiplexer, that is, there are 4 input signals (I0, I1, I2, I3) and control signals (S0, S1), and an output signal (Y). The working principle is as follows: When the selection signals S0 and S1 are 00, the output Y is connected to the input I0. When the selection signals S0 and S1 are 01, the output Y is connected to the input I1. When the selection signals S0 and S1 are 10, the output Y is connected to the input I2. When the selection signals S0 and S1 are 11, the output Y is connected to the input I3. The switching module is also a 1:2 multiplexer, which divides the signal S1 into two identical signals S11 and S12. The present application integrates the switching module 210 in the programmable logic device 200, and can select different UART signals to output as needed, thereby improving the flexibility of the system and saving PCB space.

可选地,第一UART模块110中包括多个UART接口,本申请图3实施例中仅展示4个UART接口,本申请对UART接口的数量不进行限定。Optionally, the first UART module 110 includes multiple UART interfaces. The embodiment of FIG. 3 of the present application only shows four UART interfaces, and the present application does not limit the number of UART interfaces.

可选地,图3中第一UART模块110中包括UART0接口、UART1接口、UART2接口、UART3接口,UART0接口用于与基板管理控制器300BMC的通信需求,UART1~UART3接口用于实现SEpro、Mpro、EL3和OS的功能。Optionally, the first UART module 110 in Figure 3 includes UART0 interface, UART1 interface, UART2 interface, and UART3 interface. The UART0 interface is used to communicate with the baseboard management controller 300BMC, and the UART1~UART3 interfaces are used to implement the functions of SEpro, Mpro, EL3 and OS.

UART0与BMC中的UART接口,第一UART0模块用于与主板的基板管理控制器300(BMC)的第二UART模块进行通信,实现对硬件系统的监控、管理和远程控制功能。UART1接口与SEpro功能:UART1接口用于实现安全数据传输、安全配置等功能。UART2接口与Mpro功能:UART2接口用于实现系统资源管理、性能优化等功能。UART3接口与EL3功能:UART3接口可能用于处理Exception Level 3(EL3)相关的功能,例如处理系统中的异常和中断。 其次,UART接口还可用于与操作系统(Operating System,OS)相关的功能,例如与操作系统进行通信、数据传输等操作。通过将不同的UART接口分配给不同的功能模块,可以实现系统中不同部分之间的通信和数据传输,从而满足系统的各种需求。UART0 and the UART interface in the BMC, the first UART0 module is used to communicate with the second UART module of the baseboard management controller 300 (BMC) of the mainboard to realize the monitoring, management and remote control functions of the hardware system. UART1 interface and SEpro function: UART1 interface is used to realize functions such as secure data transmission and secure configuration. UART2 interface and Mpro function: UART2 interface is used to realize functions such as system resource management and performance optimization. UART3 interface and EL3 function: UART3 interface may be used to handle functions related to Exception Level 3 (EL3), such as handling exceptions and interrupts in the system. Secondly, the UART interface can also be used for functions related to the operating system (Operating System, OS), such as communicating with the operating system, data transmission and other operations. By assigning different UART interfaces to different functional modules, communication and data transmission between different parts of the system can be realized, thereby meeting various needs of the system.

在其中一个实施例中,基板管理控制器300包括第二UART模块,第二UART模块用于接收和/或发送UART信号。In one embodiment, the baseboard management controller 300 includes a second UART module, and the second UART module is used to receive and/or send UART signals.

可选地,第二UART模块中的UART接口通过软件设置为接收对应处理器100UART接口的UART信号。例如:BMC基板管理控制器300中的UART8当前是处理器1002的UART0,也可以通过软件灵活修改为的处理器1001的UART,相较于图1实施例中的硬件锁定基板管理控制器300UART接口,有不同需求只能改版解决,本申请的方案灵活性更高,BMC基板管理控制器300通过软件设置灵活匹配第一UART模块110和第二UART模块的接口。Optionally, the UART interface in the second UART module is set by software to receive the UART signal of the corresponding processor 100 UART interface. For example: UART8 in the BMC baseboard management controller 300 is currently UART0 of the processor 1002, and can also be flexibly modified to the UART of the processor 1001 by software. Compared with the hardware locking baseboard management controller 300 UART interface in the embodiment of Figure 1, different requirements can only be solved by revision. The solution of the present application is more flexible. The BMC baseboard management controller 300 flexibly matches the interface of the first UART module 110 and the second UART module through software settings.

在其中一个实施例中,该多串口切换系统还包括第一连接器,第一连接器的输入端与第一UART模块110连接,用于接收多组UART信号,第一连接器的输出端连接测试端口。In one embodiment, the multi-serial port switching system further includes a first connector, an input end of the first connector is connected to the first UART module 110 for receiving multiple groups of UART signals, and an output end of the first connector is connected to the test port.

在其中一个实施例中,该多串口切换系统还包括第二连接器,第二连接器的输入端与基板管理控制器300连接,第二连接器的输出端连接测试端口。In one embodiment, the multi-serial port switching system further includes a second connector, an input end of the second connector is connected to the baseboard management controller 300, and an output end of the second connector is connected to the test port.

具体地,第一连接器连接多组UART信号,这些信号经过第一连接器的输出端传输到测试端口,通过测试端口,系统可以对多组UART信号进行调试和监控,确保信号的正确性和系统的稳定性。Specifically, the first connector connects multiple groups of UART signals, which are transmitted to the test port through the output end of the first connector. Through the test port, the system can debug and monitor the multiple groups of UART signals to ensure the correctness of the signals and the stability of the system.

可选地,第一连接器和第二连接器为HDR连接器。本申请仅需2个HDR连接器,PCB板上不需要其他的芯片,相较于图1的实施例,可使单片板子减少8个芯片成本和多个HDR连接器;其次,PCB板布局紧凑、集成度稿、减小面积,PCB板上无需多余的走线,减小UART信号之间的干扰,避免出现信号完整性问题导致数据错误。Optionally, the first connector and the second connector are HDR connectors. This application only requires two HDR connectors, and no other chips are required on the PCB board. Compared with the embodiment of FIG1 , the cost of eight chips and multiple HDR connectors can be reduced on a single board; secondly, the PCB board has a compact layout, a high degree of integration, and a reduced area. No extra wiring is required on the PCB board, which reduces interference between UART signals and avoids signal integrity problems that cause data errors.

在其中一个实施例中,可编程逻辑器件200的输出端与外部接口连接;In one embodiment, the output terminal of the programmable logic device 200 is connected to an external interface;

外部接口为MiniHD接口。The external interface is MiniHD interface.

可选地,可编程逻辑器件的输出端通过隔离芯片与外部接口连接。Optionally, the output end of the programmable logic device is connected to the external interface through an isolation chip.

具体地,可编程逻辑器件200将UART信号通过外部接口传输至外部设备或系统。MiniHD接口支持高带宽的数字信号传输,确保信号或数据的高质量传输;其紧凑设计适用于空间受限的应用场景,提高系统的集成度。Specifically, the programmable logic device 200 transmits the UART signal to an external device or system through an external interface. The MiniHD interface supports high-bandwidth digital signal transmission, ensuring high-quality transmission of signals or data; its compact design is suitable for space-constrained application scenarios and improves system integration.

图3实施例中的多串口切换系统包括两个处理器:处理器1和处理器2。处理器1和处理器2分别具有4个UART接口,第一连接器和第二连接器用于对UART信号和控制信号进行调试和监控。The multi-serial port switching system in the embodiment of Fig. 3 includes two processors: processor 1 and processor 2. Processor 1 and processor 2 each have four UART interfaces, and the first connector and the second connector are used to debug and monitor UART signals and control signals.

本申请还提供一种多串口切换方法,如图4所示,图4为本申请一实施例提出的多串口切换方法的流程框图,该方法包括以下步骤:The present application also provides a multi-serial port switching method, as shown in FIG4 , which is a flowchart of a multi-serial port switching method proposed in an embodiment of the present application, and the method includes the following steps:

步骤S402、获取处理器100发出的多组UART信号;Step S402, obtaining multiple groups of UART signals sent by the processor 100;

步骤S404、将多组UART信号发送给基板管理控制器300;Step S404, sending multiple groups of UART signals to the baseboard management controller 300;

步骤S406、获取基板管理控制器300的控制信号,并根据控制信号输出待输出的UART信号。Step S406 , obtaining a control signal of the baseboard management controller 300 , and outputting a UART signal to be output according to the control signal.

本申请这种切换方式可以减少板卡上的信号多分支绕线,简化PCB板卡设计,通过可编程逻辑器件CPLD内部将信号处理后可通过软件进行灵活配置,BMC基板管理控制器300可以灵活选择UART信号。This switching method of the present application can reduce the multi-branch signal winding on the board, simplify the PCB board design, and can be flexibly configured through software after the signal is processed inside the programmable logic device CPLD. The BMC baseboard management controller 300 can flexibly select the UART signal.

在其中一个实施例中,该方法包括:In one embodiment, the method includes:

将每组UART信号切换为第一子信号和第二子信号,第一子信号和第二子信号相同;Switch each group of UART signals into a first sub-signal and a second sub-signal, wherein the first sub-signal and the second sub-signal are the same;

将第一子信号发送给基板管理控制器300;Sending the first sub-signal to the baseboard management controller 300;

获取基板管理控制器300的控制信号,根据控制信号从第二子信号中输出待输出的UART信号。A control signal of the baseboard management controller 300 is obtained, and a UART signal to be output is output from the second sub-signal according to the control signal.

本申请通过将多组UART信号通过可编程逻辑器件200传输至基板管理控制器300,由基板管理控制器300确定待输出的UART信号,再由可编程逻辑器件200输出待输出的UART信号,无需转换芯片,节省PCB板空间,降低成本;其次,处理器100和可编程逻辑器件200之间的走线简单,信号之间不易产生信号干扰的问题。本申请通过可编程逻辑器件200(CPLD)和切换模块210的组合,所有的UART信号均可以通过基板管理控制器300进行集中管理和调试,简化了系统的调试过程,且基板管理控制器300可以灵活地选择UART信号,实现对多个独立UART接口的灵活管理和调试;通过SOL技术,还可以实现远程的串行通信和调试,方便系统的远程维护和管理。本申请还提供一种板卡,包括如任一上述的多串口切换系统。The present application transmits multiple groups of UART signals to the baseboard management controller 300 through the programmable logic device 200, and the baseboard management controller 300 determines the UART signal to be output, and then the programmable logic device 200 outputs the UART signal to be output, without the need for a conversion chip, saving PCB board space and reducing costs; secondly, the routing between the processor 100 and the programmable logic device 200 is simple, and it is not easy to cause signal interference between signals. The present application combines the programmable logic device 200 (CPLD) and the switching module 210, so that all UART signals can be centrally managed and debugged through the baseboard management controller 300, simplifying the debugging process of the system, and the baseboard management controller 300 can flexibly select UART signals to achieve flexible management and debugging of multiple independent UART interfaces; through SOL technology, remote serial communication and debugging can also be achieved, facilitating remote maintenance and management of the system. The present application also provides a board, including any of the above-mentioned multi-serial port switching systems.

本申请还提供一种存储介质,存储介质上存储有计算机程序,该计算机程序被处理器100执行时实现如任一上述的多串口切换方法的步骤。The present application also provides a storage medium, on which a computer program is stored. When the computer program is executed by the processor 100, the steps of any of the above-mentioned multi-serial port switching methods are implemented.

本领域技术人员在考虑说明书及实践这里公开的发明后,将容易想到本申请的其它实施方案。本申请旨在涵盖本申请的任何变型、用途或者适应性变化,这些变型、用途或者适应性变化遵循本申请的一般性原理并包括本申请未公开的本技术领域中的公知常识或惯用技术手段。说明书和实施例仅被视为示例性的,本申请的真正范围和精神由下面的权利要求书指出。Those skilled in the art will readily appreciate other embodiments of the present application after considering the specification and practicing the invention disclosed herein. The present application is intended to cover any modification, use or adaptation of the present application, which follows the general principles of the present application and includes common knowledge or customary techniques in the art that are not disclosed in the present application. The specification and examples are intended to be exemplary only, and the true scope and spirit of the present application are indicated by the following claims.

应当理解的是,本申请并不局限于上面已经描述并在附图中示出的精确结构,并且可以在不脱离其范围进行各种修改和改变。本申请的范围仅由所附的权利要求书来限制。It should be understood that the present application is not limited to the precise structures that have been described above and shown in the drawings, and that various modifications and changes may be made without departing from the scope thereof. The scope of the present application is limited only by the appended claims.

Claims (10)

1.一种多串口切换系统,其特征在于,包括:可编程逻辑器件、基板管理控制器和至少一个处理器,所述处理器通过所述可编程逻辑器件与所述基板管理控制器连接;1. A multi-serial port switching system, comprising: a programmable logic device, a baseboard management controller and at least one processor, wherein the processor is connected to the baseboard management controller through the programmable logic device; 所述处理器中包括第一通用异步收发器UART模块,所述第一UART模块与所述可编程逻辑器件连接;The processor includes a first universal asynchronous receiver/transmitter (UART) module, and the first UART module is connected to the programmable logic device; 所述可编程逻辑器件包括切换模块,所述切换模块的输入端与所述第一UART模块连接,所述切换模块的第一输出端与所述可编程逻辑器件的输出端连接,所述切换模块的第二输出端与所述基板管理控制器连接;The programmable logic device comprises a switching module, an input end of the switching module is connected to the first UART module, a first output end of the switching module is connected to an output end of the programmable logic device, and a second output end of the switching module is connected to the baseboard management controller; 所述可编程逻辑器件用于获取所述处理器中的第一UART模块中的多组UART信号,并将所述UART信号传输至所述基板管理控制器和所述输出端;所述基板管理控制器用于从多组UART信号中确定待输出的UART信号,并向所述可编程逻辑器件发送控制信号,所述控制信号用于控制所述可编程逻辑器件输出待输出的UART信号。The programmable logic device is used to obtain multiple groups of UART signals in the first UART module in the processor, and transmit the UART signals to the baseboard management controller and the output end; the baseboard management controller is used to determine the UART signal to be output from the multiple groups of UART signals, and send a control signal to the programmable logic device, and the control signal is used to control the programmable logic device to output the UART signal to be output. 2.根据权利要求1所述的多串口切换系统,其特征在于,所述切换模块用于:2. The multi-serial port switching system according to claim 1, wherein the switching module is used for: 将每个所述UART信号切换为第一子信号和第二子信号;其中,所述第一子信号和所述第二子信号相同;Switch each of the UART signals into a first sub-signal and a second sub-signal; wherein the first sub-signal and the second sub-signal are the same; 并将所述第一子信号传输至所述基板管理控制器,并在所述可编程逻辑器件接收到所述控制信号后从所述第二子信号中选择输出。The first sub-signal is transmitted to the baseboard management controller, and after the programmable logic device receives the control signal, an output is selected from the second sub-signal. 3.根据权利要求1所述的多串口切换系统,其特征在于,所述基板管理控制器包括第二UART模块,所述第二UART模块用于接收和/或发送UART信号。3. The multi-serial port switching system according to claim 1, characterized in that the baseboard management controller includes a second UART module, and the second UART module is used to receive and/or send UART signals. 4.根据权利要求1-3任一项所述的多串口切换系统,其特征在于,所述系统还包括第一连接器,所述第一连接器的输入端与所述第一UART模块连接,用于接收多组UART信号,所述第一连接器的输出端连接测试端口。4. The multi-serial port switching system according to any one of claims 1-3 is characterized in that the system also includes a first connector, an input end of the first connector is connected to the first UART module for receiving multiple groups of UART signals, and an output end of the first connector is connected to a test port. 5.根据权利要求1-3任一项所述的多串口切换系统,其特征在于,所述系统还包括第二连接器,所述第二连接器的输入端与所述基板管理控制器连接,所述第二连接器的输出端连接测试端口。5. The multi-serial port switching system according to any one of claims 1-3, characterized in that the system further comprises a second connector, an input end of the second connector is connected to the baseboard management controller, and an output end of the second connector is connected to a test port. 6.根据权利要求1所述的多串口切换系统,其特征在于,所述可编程逻辑器件的输出端与外部接口连接;6. The multi-serial port switching system according to claim 1, characterized in that the output end of the programmable logic device is connected to an external interface; 所述外部接口为MiniHD接口。The external interface is a MiniHD interface. 7.一种多串口切换方法,其特征在于,所述方法包括:7. A multi-serial port switching method, characterized in that the method comprises: 获取处理器发出的多组UART信号;Get multiple sets of UART signals sent by the processor; 将所述多组UART信号发送给基板管理控制器;Sending the plurality of groups of UART signals to a baseboard management controller; 获取所述基板管理控制器的控制信号,并根据所述控制信号输出待输出的UART信号。A control signal of the baseboard management controller is obtained, and a UART signal to be output is output according to the control signal. 8.根据权利要求7所述的多串口切换方法,其特征在于,所述方法包括:8. The multi-serial port switching method according to claim 7, characterized in that the method comprises: 将每组所述UART信号切换为第一子信号和第二子信号,所述第一子信号和所述第二子信号相同;Switch each group of the UART signals into a first sub-signal and a second sub-signal, wherein the first sub-signal and the second sub-signal are the same; 将所述第一子信号发送给所述基板管理控制器;Sending the first sub-signal to the baseboard management controller; 获取所述基板管理控制器的控制信号,根据所述控制信号从所述第二子信号中输出待输出的UART信号。A control signal of the baseboard management controller is obtained, and a UART signal to be output is output from the second sub-signal according to the control signal. 9.一种板卡,其特征在于,包括如权利要求1-6任一项所述的多串口切换系统。9. A board, characterized by comprising the multi-serial port switching system according to any one of claims 1 to 6. 10.一种存储介质,其特征在于,存储介质上存储有计算机程序,该计算机程序被处理器执行时实现如权利要求7-8任一项所述的多串口切换方法的步骤。10. A storage medium, characterized in that a computer program is stored on the storage medium, and when the computer program is executed by a processor, the steps of the multi-serial port switching method according to any one of claims 7 to 8 are implemented.

CN202410779962.5A 2024-06-17 2024-06-17 Multi-serial port switching system, method, board and storage medium Pending CN118606241A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN202410779962.5A CN118606241A (en) 2024-06-17 2024-06-17 Multi-serial port switching system, method, board and storage medium

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN202410779962.5A CN118606241A (en) 2024-06-17 2024-06-17 Multi-serial port switching system, method, board and storage medium

Publications (1)

Publication Number Publication Date
CN118606241A true CN118606241A (en) 2024-09-06

Family

ID=92549828

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202410779962.5A Pending CN118606241A (en) 2024-06-17 2024-06-17 Multi-serial port switching system, method, board and storage medium

Country Status (1)

Country Link
CN (1) CN118606241A (en)

Similar Documents

Publication Publication Date Title
CN102195963B (en) 2015-05-20 Binding for audio/video streaming in a topology of devices
CN107301148B (en) 2020-06-02 USB Type-C interface conversion module, system and connection method
CN116501681B (en) 2023-09-29 CXL data transmission board card and method for controlling data transmission
JP3444623B2 (en) 2003-09-08 Hierarchical connection method, device and protocol
CN112463702B (en) 2022-11-18 CPLD I2C channel address allocation method and system of cascade backplane
CN218124727U (en) 2022-12-23 Control device and control system
CN111757051A (en) 2020-10-09 Data transmission method, intelligent terminal and radar system
CN112416447A (en) 2021-02-26 Method for realizing multiple composite function devices by one USB port and composite device
CN118606241A (en) 2024-09-06 Multi-serial port switching system, method, board and storage medium
CN114138354B (en) 2023-08-04 Multi-host supporting on-board OCP network card system and server
CN115827545A (en) 2023-03-21 Enhanced serial peripheral interface implementation method, device, conversion device and medium
CN115905096A (en) 2023-04-04 SPI-based data communication system and method
US20040205283A1 (en) 2004-10-14 Interface module
CN221899549U (en) 2024-10-25 Multi-chip interconnection device, main board and electronic equipment
CN107564492B (en) 2021-07-09 Adaptive cascade graphic signal generation system
CN114281732B (en) 2023-08-04 UPI-PCIE conversion method and device and electronic equipment
CN221884301U (en) 2024-10-22 High-speed interface expansion board card and electronic equipment
CN113961502B (en) 2023-07-14 Switch interface management system and method
CN221551212U (en) 2024-08-16 Processor motherboard and processor system
CN221467796U (en) 2024-08-02 Video display expanding device and system
CN213025335U (en) 2021-04-20 Display control apparatus and display system
CN220305792U (en) 2024-01-05 Switching structure and verification system
CN210137382U (en) 2020-03-10 8K signal conversion system
CN111064908B (en) 2022-05-03 Signal transmission method, device, equipment and readable storage medium
CN115033511B (en) 2024-12-13 Data transmission method

Legal Events

Date Code Title Description
2024-09-06 PB01 Publication
2024-09-06 PB01 Publication
2024-09-24 SE01 Entry into force of request for substantive examination
2024-09-24 SE01 Entry into force of request for substantive examination