CN1949703B - Transceiving device and communication system using the same - Google Patents
- ️Wed Aug 04 2010
CN1949703B - Transceiving device and communication system using the same - Google Patents
Transceiving device and communication system using the same Download PDFInfo
-
Publication number
- CN1949703B CN1949703B CN200610132246XA CN200610132246A CN1949703B CN 1949703 B CN1949703 B CN 1949703B CN 200610132246X A CN200610132246X A CN 200610132246XA CN 200610132246 A CN200610132246 A CN 200610132246A CN 1949703 B CN1949703 B CN 1949703B Authority
- CN
- China Prior art keywords
- signal
- mentioned
- frequency
- detector
- transmission Prior art date
- 2005-10-14 Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
- 230000006854 communication Effects 0.000 title claims abstract description 116
- 238000004891 communication Methods 0.000 title claims abstract description 116
- 230000005540 biological transmission Effects 0.000 claims abstract description 217
- 238000001228 spectrum Methods 0.000 claims description 97
- 238000001514 detection method Methods 0.000 claims description 89
- 238000003892 spreading Methods 0.000 claims description 27
- 238000005259 measurement Methods 0.000 claims description 26
- 230000007480 spreading Effects 0.000 claims description 25
- 230000001360 synchronised effect Effects 0.000 claims description 15
- 239000000284 extract Substances 0.000 claims description 12
- 230000007274 generation of a signal involved in cell-cell signaling Effects 0.000 claims description 8
- 239000004065 semiconductor Substances 0.000 abstract description 25
- 230000007175 bidirectional communication Effects 0.000 abstract description 8
- 238000010586 diagram Methods 0.000 description 37
- 239000000919 ceramic Substances 0.000 description 21
- 238000000034 method Methods 0.000 description 21
- 238000012546 transfer Methods 0.000 description 17
- 238000012545 processing Methods 0.000 description 13
- 230000008569 process Effects 0.000 description 12
- 239000013078 crystal Substances 0.000 description 10
- 230000032683 aging Effects 0.000 description 8
- 230000008859 change Effects 0.000 description 7
- 239000006185 dispersion Substances 0.000 description 7
- 238000004519 manufacturing process Methods 0.000 description 7
- 238000005516 engineering process Methods 0.000 description 6
- 238000011084 recovery Methods 0.000 description 6
- 230000007704 transition Effects 0.000 description 6
- 238000006243 chemical reaction Methods 0.000 description 4
- 230000010355 oscillation Effects 0.000 description 4
- 241001247437 Cerbera odollam Species 0.000 description 2
- 241001025261 Neoraja caerulea Species 0.000 description 2
- 239000003990 capacitor Substances 0.000 description 2
- 238000007796 conventional method Methods 0.000 description 2
- 230000005855 radiation Effects 0.000 description 2
- 230000009467 reduction Effects 0.000 description 2
- 230000003595 spectral effect Effects 0.000 description 2
- 230000000087 stabilizing effect Effects 0.000 description 2
- 238000012360 testing method Methods 0.000 description 2
- 238000011144 upstream manufacturing Methods 0.000 description 2
- 230000015556 catabolic process Effects 0.000 description 1
- 230000007423 decrease Effects 0.000 description 1
- 230000003247 decreasing effect Effects 0.000 description 1
- 238000006731 degradation reaction Methods 0.000 description 1
- 238000013461 design Methods 0.000 description 1
- 238000011161 development Methods 0.000 description 1
- 230000018109 developmental process Effects 0.000 description 1
- 238000004088 simulation Methods 0.000 description 1
- 238000003860 storage Methods 0.000 description 1
- 239000000758 substrate Substances 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04B—TRANSMISSION
- H04B1/00—Details of transmission systems, not covered by a single one of groups H04B3/00 - H04B13/00; Details of transmission systems not characterised by the medium used for transmission
- H04B1/38—Transceivers, i.e. devices in which transmitter and receiver form a structural unit and in which at least one part is used for functions of transmitting and receiving
- H04B1/40—Circuits
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
- G06F1/12—Synchronisation of different clock signals provided by a plurality of clock generators
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/099—Details of the phase-locked loop concerning mainly the controlled oscillator of the loop
- H03L7/0995—Details of the phase-locked loop concerning mainly the controlled oscillator of the loop the oscillator comprising a ring oscillator
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/16—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop
- H03L7/18—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/16—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop
- H03L7/18—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop
- H03L7/183—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop a time difference being used for locking the loop, the counter counting between fixed numbers or the frequency divider dividing by a fixed number
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04W—WIRELESS COMMUNICATION NETWORKS
- H04W56/00—Synchronisation arrangements
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L7/00—Arrangements for synchronising receiver with transmitter
- H04L7/04—Speed or phase control by synchronisation signals
- H04L7/10—Arrangements for initial synchronisation
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Synchronisation In Digital Transmission Systems (AREA)
- Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
- Information Transfer Systems (AREA)
Abstract
本发明提供一种廉价的半导体集成电路器件,其使用了廉价的振荡器也能够与主机进行双向通信。在主机(2)与设备(1)的双向通信中,设备(1)包括同步建立单元(11)、频率误差检测器(12)、频率发生器(13)、提供基准信号的振荡器(3)。接受到主机(2)的输出信号的同步建立单元(11),输出接收信号(RS)、同步建立信号(SCS)、接收数据(DT)。频率误差检测器(12),检测接收信号(RS)与发送信号(TS)的频率差,将频率调整信号(FCS)输出至频率发生器(13)。频率发生器(13),由频率调整信号(FCS)控制分频数,能够使作为输出信号的发送信号(TS)的频率与接收信号(RS)的频率相一致。
The present invention provides an inexpensive semiconductor integrated circuit device capable of bidirectional communication with a host using an inexpensive oscillator. In the two-way communication between the host (2) and the device (1), the device (1) includes a synchronization establishment unit (11), a frequency error detector (12), a frequency generator (13), an oscillator (3) providing a reference signal ). The synchronization establishment unit (11) receiving the output signal from the host (2) outputs a reception signal (RS), a synchronization establishment signal (SCS), and reception data (DT). The frequency error detector (12) detects the frequency difference between the received signal (RS) and the transmitted signal (TS), and outputs the frequency adjustment signal (FCS) to the frequency generator (13). The frequency generator (13) controls the frequency division number by the frequency adjustment signal (FCS), and can make the frequency of the transmission signal (TS) as an output signal coincide with the frequency of the reception signal (RS).
Description
技术领域technical field
本发明涉及收发装置和使用了该收发装置的通信系统,尤其涉及用于具有传输信号的自动调节功能,进行主机、设备间的双向通信的标准I/O装置,或使用了HDD/CD/DVD/BD(Blue-ray Disc)等记录介质的半导体集成电路器件、例如记录再现装置的收发装置和使用了该收发装置的通信系统。The present invention relates to a transceiver device and a communication system using the transceiver device, in particular to a standard I/O device for bidirectional communication between a host computer and a device with an automatic adjustment function for transmission signals, or a standard I/O device using HDD/CD/DVD /BD (Blue-ray Disc) and other recording media semiconductor integrated circuit devices, such as transceivers for recording and reproducing devices, and communication systems using the transceivers.
背景技术Background technique
一般而言,在实现与主机的双向通信的设备、例如半导体集成电路器件中,承担双向通信的信号的频率由标准所规定,当信号变成标准之外的频率时,就无法建立通信。为此,进行调整以使信号的频率纳入标准内的技术已为人所知。Generally, in a device that realizes two-way communication with a host, such as a semiconductor integrated circuit device, the frequency of a signal that undertakes two-way communication is specified by a standard, and when the signal becomes a frequency other than the standard, communication cannot be established. For this reason, techniques for adjusting the frequency of the signal to fall within the standard are known.
例如,在专利文献1中,公开有如下的建立同步的技术,即:通过基于从接收装置输出的频率控制信息控制发送装置的基本时钟的频率,使处于上游侧的发送装置的基本时钟的频率同步于下游侧的接收装置的本地时钟的频率。For example, Patent Document 1 discloses a technique for establishing synchronization by controlling the frequency of the basic clock of the transmitting device based on frequency control information output from the receiving device so that the frequency of the basic clock of the transmitting device on the upstream side Synchronize with the frequency of the local clock of the receiving device on the downstream side.
在专利文献2中,公开有如下的技术,即:在经由接口进行数据收发的数据传输装置中,初级端(primary side)和次级端(secondaryside)各自具备独立的时钟源,通过次级端观察发送数据的存储量来控制VCO的频率,由此在初级端-次级端之间使时钟相一致。Patent Document 2 discloses a technique in which, in a data transmission device for transmitting and receiving data through an interface, each of the primary side and the secondary side has an independent clock source, and the secondary side The frequency of the VCO is controlled by observing the storage amount of the transmitted data, thereby making the clock consistent between the primary side and the secondary side.
在专利文献3中,公开有如下的技术,即:通过使本方装置系统接收到的信号所包含的对方系统时钟与数据分离,以本方装置的系统时钟读出接收数据,将对方系统时钟使用在本方装置系统的发送数据的发送用同步信号中,使得本方装置系统与对方系统时钟不同步也能够相互无缺失地进行数据的收发。Patent Document 3 discloses a technology that separates the counterpart system clock and data included in the signal received by the own equipment system, reads the received data with the system clock of the own equipment, and converts the counterpart system clock It is used in the synchronization signal for transmission of the transmission data of the own device system, so that the own device system and the counterpart system clock can be asynchronously, and data can be transmitted and received without missing each other.
进而,在专利文献4中,公开有如下的技术,即:通过接收方装置基于自身的数据余量的情况来控制工作时钟的频率,使得能够在发送·接收方装置间取得工作时钟的同步,而无需在发送方装置与接收方装置间传输数据同步信号。Furthermore, Patent Document 4 discloses a technology in which the frequency of the operating clock can be controlled by the receiving device based on the state of its own data remaining, so that the operating clock can be synchronized between the transmitting and receiving devices, There is no need to transmit a data synchronization signal between the sender device and the receiver device.
此外,在专利文献5中,公开有如下的技术,即:使用根据接收数据控制分频比而再现接收时钟的数字PLL电路的相位比较信息,对振荡器进行控制,由此,使发送时钟与接收时钟同步。Also, Patent Document 5 discloses a technique of controlling an oscillator using phase comparison information of a digital PLL circuit that reproduces a reception clock by controlling the frequency division ratio based on reception data, thereby making the transmission clock and Receive clock synchronization.
【专利文献1】日本特开2001-230750号公报[Patent Document 1] Japanese Patent Laid-Open No. 2001-230750
【专利文献2】日本特开2001-244919号公报[Patent Document 2] Japanese Patent Laid-Open No. 2001-244919
【专利文献3】日本特开平11-284638号公报[Patent Document 3] Japanese Patent Application Laid-Open No. 11-284638
【专利文献4】日本特开平09-270779号公报[Patent Document 4] Japanese Patent Application Laid-Open No. 09-270779
【专利文献5】日本特开平08-335932号公报[Patent Document 5] Japanese Patent Application Laid-Open No. 08-335932
【非专利文献】R.J.Baker,及其他人合著“CMOS Circuit Design,Layout,and Simulation”IEEE Press,p480[Non-patent literature] R.J.Baker, and others co-authored "CMOS Circuit Design, Layout, and Simulation" IEEE Press, p480
发明内容Contents of the invention
在使用了HDD/CD/DVD/BD(Blue-ray Disc)等记录介质的半导体集成电路器件等设备的开发中,需要满足通用性,因此要求能与各种各样的主机进行连接的装置。In the development of equipment such as semiconductor integrated circuit devices using recording media such as HDD/CD/DVD/BD (Blue-ray Disc), it is necessary to satisfy versatility, so devices that can be connected to various hosts are required.
而且,在要求这种通用性的半导体集成电路器件中,以低廉的价格提供给市场成为必须解决的课题。此时,作为外部部件使用的晶体振荡器的价格成为很大的负担。尤其是近年随着通信速度的高速化,半导体处理的小型化而带来的器件噪声的劣化等,多数半导体集成电路器件都需要精度更高的基准信号,因此多数都采用了价格更高的晶体振荡器。Furthermore, in semiconductor integrated circuit devices requiring such general versatility, it is a problem that must be solved to provide them to the market at a low price. In this case, the price of a crystal oscillator used as an external component becomes a big burden. Especially in recent years, with the increase in communication speed and the degradation of device noise caused by the miniaturization of semiconductor processing, most semiconductor integrated circuit devices require higher-precision reference signals, so most of them use more expensive crystals. oscillator.
图24表示采用高价的晶体振荡器生成高精度的基准信号的半导体集成电路器件的例子。在主机2与设备1的双向通信中,设备1包括同步建立单元17、频率发生器18、以及数字信号生成器19。FIG. 24 shows an example of a semiconductor integrated circuit device that generates a high-precision reference signal using an expensive crystal oscillator. In the two-way communication between the host 2 and the device 1 , the device 1 includes a synchronization establishment unit 17 , a frequency generator 18 , and a digital signal generator 19 .
该设备1的发送信号TX的频率(Ftx),由频率振荡器18控制为The frequency (Ftx) of the transmit signal TX of the device 1 is controlled by a frequency oscillator 18 as
Ftx=Fref×N。Ftx=Fref×N.
此处,Fref为由外部振荡器3提供的基准信号,N为频率发生器18的分频数。Here, Fref is the reference signal provided by the external oscillator 3 , and N is the frequency division number of the frequency generator 18 .
此处,若发送信号(TX)所允许的频率偏差DevA、与由外部振荡器3的制造离差、温度变动、老化等造成的频率偏差DevB的关系,变成Here, the relationship between the allowable frequency deviation DevA of the transmission signal (TX) and the frequency deviation DevB caused by the manufacturing dispersion, temperature fluctuation, aging, etc. of the external oscillator 3 becomes
DevA<DevB,DevA<DevB,
设备1将无法生成纳入发送信号(TX)所允许的频率偏差DevA内的发送信号(TX),因此,变成无法建立主机2与设备1的通信。The device 1 cannot generate the transmission signal (TX) within the allowable frequency deviation DevA of the transmission signal (TX), and therefore communication between the host 2 and the device 1 cannot be established.
为此,在以往例子中,作为外部振荡器的条件,必须满足For this reason, in the conventional example, as the condition of the external oscillator, it is necessary to satisfy
DevA>DevB,DevA > DevB,
始终都在使用高价的晶体振荡器。Expensive crystal oscillators are used all the time.
但是,这样就难以向市场提供廉价的半导体集成电路器件。However, this makes it difficult to provide cheap semiconductor integrated circuit devices to the market.
为此,人们一直都在研究使用廉价的振荡器来实现半导体集成电路器件,但由于廉价的振荡器因制造离差、温度变动、老化等因素造成的频率偏差大,因此无法适用于实现与主机的通信的半导体集成电路器件。For this reason, people have been studying the use of cheap oscillators to realize semiconductor integrated circuit devices, but because of the large frequency deviation caused by manufacturing dispersion, temperature fluctuations, aging and other factors, cheap oscillators are not suitable for realizing Semiconductor integrated circuit devices for communications.
即便是上述专利文献1至专利文献5所公开的具有与主机同步的功能的设备,也存在如下问题。Even the devices having the function of synchronizing with the host disclosed in Patent Document 1 to Patent Document 5 above have the following problems.
由于设备如上述那样需要满足通用性,因此被要求是能与各种各样的主机连接的装置。在这种以与各种各样的主机连接为前提的具有通用性的设备中,无法进行如专利文献1所公开的使处于上游侧的发送装置的基本时钟的频率与处于下游侧的设备的本地时钟的频率同步的动作,只有在主机与各设备处于一体的封闭系统的关系这样的特殊情况下才能够进行上述动作。而且,若假定这样的系统的设备中使用廉价的振荡器,则能够想到主机的频率偏差也变大,难以应对需要高精度的基准信号的高速传输系统。Since the device needs to satisfy versatility as described above, it is required to be a device that can be connected to various hosts. In such a general-purpose device that is premised on being connected to various hosts, it is impossible to adjust the frequency of the basic clock of the transmitter on the upstream side to that of the device on the downstream side as disclosed in Patent Document 1. The operation of synchronizing the frequency of the local clock can be performed only in the special case of a closed system in which the host and each device are integrated. Furthermore, if an inexpensive oscillator is used as a device in such a system, it is conceivable that the frequency deviation of the host computer will also increase, making it difficult to cope with a high-speed transmission system requiring a high-precision reference signal.
在如专利文献2、4、5所公开的,设备不具有与主机同步建立的检测功能的开环(open loop)系统中,如果使用廉价的振荡器构成设备,将导致设备无法生成纳入主机方具有高精度的振荡器时所允许的频率偏差DevA中的发送信号,因此,难以应对高速传输。In the open loop (open loop) system disclosed in patent documents 2, 4, and 5, the device does not have a detection function established synchronously with the host, if a cheap oscillator is used to form the device, it will cause the device to fail to generate The transmission signal in DevA has an allowable frequency deviation when the oscillator has a high precision, therefore, it is difficult to cope with high-speed transmission.
在如专利文献3所公开的对包含于接收信号中的对方系统时钟进行分离,与该时钟同步地发送信号的系统中,能够想到在从信号分离对方系统时钟的过程中,时钟受噪声的影响,将难以应对噪声标准严格的高速传输。如果使用廉价的振荡器构成设备,则随着频率偏差的增大,也将难以读出接收数据。In a system that separates the counterpart system clock included in the received signal and transmits a signal in synchronization with the clock as disclosed in Patent Document 3, it is conceivable that the clock is affected by noise during the process of separating the counterpart system clock from the signal. , it will be difficult to cope with high-speed transmission with strict noise standards. If the device is constructed using an inexpensive oscillator, it becomes difficult to read received data as the frequency deviation increases.
本发明的目的在于提供一种即便使用了廉价的振荡器,也能够与主机进行双向通信的、通用性强且廉价的半导体集成电路器件。An object of the present invention is to provide a versatile and inexpensive semiconductor integrated circuit device capable of bidirectional communication with a host computer even if an inexpensive oscillator is used.
本发明的其他目的在于提供一种具有易于应对噪声标准严格的高速传输的双向通信功能的、通用性强且廉价的半导体集成电路器件。Another object of the present invention is to provide a versatile and inexpensive semiconductor integrated circuit device having a bidirectional communication function for high-speed transmission that is easy to cope with strict noise standards.
以下对本申请所公开的发明中代表性内容的概要进行简单的说明。The following briefly describes the outline of representative contents of the inventions disclosed in the present application.
本发明是一种收发装置,具有与主机进行双向通信的收发功能,其特征在于:The invention is a sending and receiving device, which has a sending and receiving function for two-way communication with a host, and is characterized in that:
该收发装置,包括同步控制单元、生成发送信号的频率发生器、以及生成基准信号的基准信号生成源,The transceiver includes a synchronous control unit, a frequency generator for generating a transmission signal, and a reference signal generating source for generating a reference signal,
上述同步控制单元,检测上述发送信号对从上述主机接收到的接收信号的频率误差,并且输出降低对上述接收信号的上述误差的频率调整信号,The synchronization control unit detects a frequency error of the transmission signal relative to a reception signal received from the host, and outputs a frequency adjustment signal for reducing the error of the reception signal,
上述频率发生器,基于上述基准信号确定上述发送信号的频率,并且利用上述频率调整信号调整上述发送信号的频率。The frequency generator determines the frequency of the transmission signal based on the reference signal, and adjusts the frequency of the transmission signal using the frequency adjustment signal.
根据本发明,能够提供使用了廉价的振荡器作为基准信号生成源的通用性强的半导体集成电路器件。According to the present invention, it is possible to provide a highly versatile semiconductor integrated circuit device using an inexpensive oscillator as a reference signal generation source.
原则上,本发明的收发装置,是一种与主机之间进行遵循串行ATA标准的通信的收发装置,其特征在于:能够连接具有比串行ATA允许的频率偏差大的频率偏差的振荡器,作为上述通信的基准信号的发生源。In principle, the transceiver device of the present invention is a transceiver device for communicating with a host computer in compliance with the Serial ATA standard, and is characterized in that an oscillator having a frequency deviation greater than that permitted by Serial ATA can be connected. , as the source of the reference signal for the above communication.
作为该具有比串行ATA允许的频率偏差大的频率偏差的振荡器,例如,存在陶瓷振荡器。尤其在本发明的收发装置构成为能与陶瓷振荡器连接的情况下,能够实现更为廉价的串行ATA通信。As this oscillator having a frequency deviation larger than that allowed by the serial ATA, for example, there is a ceramic oscillator. In particular, when the transmitting and receiving device of the present invention is configured to be connectable to a ceramic oscillator, it is possible to realize more inexpensive Serial ATA communication.
而且,本发明的收发装置,适宜于构成为一体化地形成在单一半导体基板上的半导体集成电路器件。在这种情况下,收发装置具有用于电连接作为对半导体集成电路器件的外部部件的陶瓷振荡器的连接端子。Furthermore, the transmitting and receiving device of the present invention is suitably configured as a semiconductor integrated circuit device integrally formed on a single semiconductor substrate. In this case, the transceiver means has a connection terminal for electrically connecting a ceramic oscillator as an external part to the semiconductor integrated circuit device.
附图说明Description of drawings
图1是用于说明本发明的传输信号自动调整收发装置的实施例1的框图。Fig. 1 is a block diagram for explaining Embodiment 1 of the transmission signal automatic adjustment transceiver of the present invention.
图2是用于说明在图1的传输信号自动调整收发装置的设备中使用的同步建立单元的结构例的框图。FIG. 2 is a block diagram illustrating a configuration example of a synchronization establishment unit used in the device of the transmission signal automatic adjustment transmission and reception device of FIG. 1 .
图3是用于说明在图1的传输信号自动调整收发装置的设备中使用的频率误差检测器的结构例的框图。FIG. 3 is a block diagram illustrating a configuration example of a frequency error detector used in the equipment of the transmission signal automatic adjustment transmission and reception device of FIG. 1 .
图4是用于说明在图3的频率误差检测器中使用的误差检测调整器的结构例的框图。FIG. 4 is a block diagram illustrating a configuration example of an error detection regulator used in the frequency error detector of FIG. 3 .
图5A是说明实施例1的频率误差调整器的结构和动作的图。5A is a diagram illustrating the configuration and operation of the frequency error adjuster of the first embodiment.
图5B是说明实施例1的频率误差调整器的结构和动作的图。5B is a diagram illustrating the configuration and operation of the frequency error adjuster of the first embodiment.
图6是用于说明在图1的传输信号自动调整收发装置的设备中使用的频率发生器的结构例的框图。FIG. 6 is a block diagram illustrating a configuration example of a frequency generator used in the equipment of the transmission signal automatic adjustment transmission and reception device of FIG. 1 .
图7是用于说明在图2的同步建立单元和图6的频率发生器中使用的压控振荡器的结构例的框图。FIG. 7 is a block diagram illustrating a configuration example of a voltage-controlled oscillator used in the synchronization establishing unit of FIG. 2 and the frequency generator of FIG. 6 .
图8是用于说明在图6的频率发生器中使用的可变分频器的结构例的框图。FIG. 8 is a block diagram illustrating a configuration example of a variable frequency divider used in the frequency generator of FIG. 6 .
图9A是表示用于实施例1的陶瓷谐振器的特性的一例的图。FIG. 9A is a graph showing an example of characteristics of a ceramic resonator used in Example 1. FIG.
图9B是表示用于实施例1的陶瓷谐振器的特性的一例的图。9B is a graph showing an example of the characteristics of the ceramic resonator used in Example 1. FIG.
图9C是表示用于实施例1的陶瓷谐振器的特性的一例的图。FIG. 9C is a graph showing an example of the characteristics of the ceramic resonator used in Example 1. FIG.
图10是用于说明在图1所示的本发明的传输信号自动调整收发装置的实施例1的从通电(power on)和节电(power save)状态复原时的频率调整动作的序列。10 is a sequence for explaining the frequency adjustment operation when returning from power on and power save states in Embodiment 1 of the transmission signal automatic adjustment transceiver device of the present invention shown in FIG. 1 .
图11是用于说明在图1所示的本发明的传输信号自动调整收发装置的实施例1的通信建立状态下的频率调整动作的序列。FIG. 11 is a sequence for explaining the frequency adjustment operation in the communication establishment state of the first embodiment of the transmission signal automatic adjustment transceiver of the present invention shown in FIG. 1 .
图12是表示在实施例1的通信系统的通信建立中同步建立单元的频率调整的状况的一例的图。Fig. 12 is a diagram showing an example of a state of frequency adjustment by a synchronization establishment unit during establishment of communication in the communication system according to the first embodiment.
图13是用于说明本发明的传输信号自动调整收发装置的实施例2的框图。Fig. 13 is a block diagram illustrating Embodiment 2 of the transmission signal automatic adjustment transceiver of the present invention.
图14是用于说明在图13的传输信号自动调整收发装置的设备中使用的频率误差检测器的结构例的框图。FIG. 14 is a block diagram illustrating a configuration example of a frequency error detector used in the equipment of the transmission signal automatic adjustment transmission and reception device of FIG. 13 .
图15是用于说明在图14的频率误差检测器中使用的误差检测调整器的结构例的框图。FIG. 15 is a block diagram illustrating a configuration example of an error detection adjuster used in the frequency error detector of FIG. 14 .
图16是用于说明在图15的误差检测调整器中使用的接收频率检测器的结构例的框图。FIG. 16 is a block diagram illustrating a configuration example of a reception frequency detector used in the error detection adjuster of FIG. 15 .
图17是用于说明作为图16所示的接收频率检测器的输出信号的上限频率(UF)、平均频率(AF)、以及下限频率(DF)的图。FIG. 17 is a diagram for explaining an upper limit frequency (UF), an average frequency (AF), and a lower limit frequency (DF) which are output signals of the reception frequency detector shown in FIG. 16 .
图18是用于说明在图15的误差检测调整器中使用的发送频率检测器的结构例的框图。FIG. 18 is a block diagram illustrating a configuration example of a transmission frequency detector used in the error detection adjuster of FIG. 15 .
图19是用于说明在图13所示的实施例2的从通电和节电状态复原时的频率调整动作的序列。FIG. 19 is a sequence for explaining the frequency adjustment operation at the time of recovery from the power-on and power-saving states of the second embodiment shown in FIG. 13 .
图20是用于说明图13所示的实施例2的动作的串行ATA1.0a的通电序列。Fig. 20 is a power-on sequence of Serial ATA 1.0a for explaining the operation of the second embodiment shown in Fig. 13 .
图21是用于说明在图13所示的实施例2的串行ATA1.0a的通电序列中的动作的序列图。FIG. 21 is a sequence diagram for explaining the operation in the power-on sequence of the Serial ATA 1.0a of the second embodiment shown in FIG. 13 .
图22是用于说明图1所示的实施例1的变形例的框图。FIG. 22 is a block diagram illustrating a modified example of Embodiment 1 shown in FIG. 1 .
图23是用于说明适用了本发明的传输信号自动调整收发装置的接口装置的例子的框图。Fig. 23 is a block diagram illustrating an example of an interface device to which the transmission signal automatic adjustment transmission and reception device of the present invention is applied.
图24是用于说明以往的本发明的传输信号自动调整收发装置的框图。Fig. 24 is a block diagram illustrating a conventional transmission signal automatic adjustment transmission and reception device of the present invention.
图25是用于说明本发明的传输信号自动调整收发装置的实施例5的框图。Fig. 25 is a block diagram illustrating Embodiment 5 of the transmission signal automatic adjustment transceiver of the present invention.
图26是用于说明在图25的传输信号自动调整收发装置的设备中使用的频率误差检测器的结构例的框图。FIG. 26 is a block diagram illustrating a configuration example of a frequency error detector used in the equipment of the transmission signal automatic adjustment transmission and reception device of FIG. 25 .
图27是表示图25的实施例中频率发生器的可变分频器(1/N)的结构例的图。Fig. 27 is a diagram showing a configuration example of a variable frequency divider (1/N) of the frequency generator in the embodiment of Fig. 25 .
图28A是说明图25的实施例中HOST(主机)信号的频谱扩展(SSC)模式检测处理的概念的图。FIG. 28A is a diagram illustrating the concept of spectrum spread (SSC) mode detection processing of a HOST (host) signal in the embodiment of FIG. 25 .
图28B是表示图25的实施例中调制度调整处理的概念的图。FIG. 28B is a diagram showing the concept of modulation factor adjustment processing in the embodiment shown in FIG. 25 .
图29是表示图25的实施例中调制度调整处理的其他例子的图。Fig. 29 is a diagram showing another example of modulation degree adjustment processing in the embodiment shown in Fig. 25 .
图30是用于说明在图26的频率误差检测器中使用的误差检测调整器的结构例的框图。FIG. 30 is a block diagram illustrating a configuration example of an error detection adjuster used in the frequency error detector of FIG. 26 .
图31是用于说明在图30的误差检测调整器中使用的接收频率检测器的结构例的框图。FIG. 31 is a block diagram illustrating a configuration example of a reception frequency detector used in the error detection adjuster of FIG. 30 .
图32是用于说明在图30的误差检测调整器中使用的发送频率检测器的结构例的框图。FIG. 32 is a block diagram illustrating a configuration example of a transmission frequency detector used in the error detection adjuster of FIG. 30 .
图33是用于说明在图25所示的实施例5的从通电和节电状态复原时的频率调整动作的序列。FIG. 33 is a sequence for explaining the frequency adjustment operation at the time of recovery from the power-on and power-saving states in Embodiment 5 shown in FIG. 25 .
图34是用于说明在图25所示的实施例5的通信系统的通信建立状态下的频率调整动作的序列。Fig. 34 is a sequence for explaining the frequency adjustment operation in the communication establishment state of the communication system according to the fifth embodiment shown in Fig. 25 .
图35是用于说明图25所示的实施例5的动作的串行ATA1.0a的通电序列。Fig. 35 is a power-on sequence of Serial ATA 1.0a for explaining the operation of the fifth embodiment shown in Fig. 25 .
图36A是说明以往方式的HOST信号的频谱扩展(SSC)模式检测处理的概念的图。FIG. 36A is a diagram illustrating the concept of spectrum spread (SSC) pattern detection processing of a conventional HOST signal.
图36B是说明以往的传输信号自动调整收发装置的主机与设备间的通信处理的概念的图。FIG. 36B is a diagram illustrating the concept of communication processing between a host and a device in a conventional transmission signal automatic adjustment transmission and reception device.
具体实施方式Detailed ways
以下,参照附图对本发明的优选实施方式详细地进行说明。Hereinafter, preferred embodiments of the present invention will be described in detail with reference to the drawings.
【实施例1】【Example 1】
首先,通过图1~图12,对本发明的实施例1进行说明。First, Embodiment 1 of the present invention will be described with reference to FIGS. 1 to 12 .
图1是用于说明构成本实施例1的具有传输信号的自动调整功能的通信系统的整体结构的框图。FIG. 1 is a block diagram illustrating an overall configuration of a communication system having a function of automatically adjusting transmission signals constituting the first embodiment.
本实施例的通信系统,通过包括具有收发功能的收发装置的设备1、与包括具有收发功能的收发装置的主机2,进行相互的传输信号的自动调整而进行双向通信。即,该通信装置包括主机2、设备1、以及基准信号生成源3,其中,该主机2向设备1输出RX,从设备1接收TX;该设备1从主机2接收RX,输出接收数据DT,接收发送数据DR,向主机2发送TX;该基准信号生成源3向设备1输入基准信号(Fref)。在实施例1中,作为基准信号生成源3,使用陶瓷谐振器等振荡器。The communication system of this embodiment performs bidirectional communication by automatic adjustment of mutual transmission signals between a device 1 including a transceiver having a transceiver function and a host 2 including a transceiver having a transceiver function. That is, the communication device includes a host 2, a device 1, and a reference signal generation source 3, wherein the host 2 outputs RX to the device 1, and receives TX from the device 1; the device 1 receives RX from the host 2, and outputs received data DT, The transmission data DR is received, and TX is transmitted to the host 2; the reference signal generation source 3 inputs a reference signal (Fref) to the device 1 . In Embodiment 1, an oscillator such as a ceramic resonator is used as the reference signal generation source 3 .
此外,主机2的收发装置(省略图示),利用由晶体振荡器等构成的基准信号生成源20,生成高精度的基准信号,根据该基准信号进行动作。Also, the transceiver (not shown) of the host computer 2 generates a high-precision reference signal using a reference signal generation source 20 including a crystal oscillator, and operates based on the reference signal.
设备1例如为使用了HDD等记录介质的半导体集成电路器件,作为收发装置,包括:串行器(SER)14;由同步建立单元11、频率误差检测器12及频率发生器13构成的同步控制单元。Equipment 1 is for example the semiconductor integrated circuit device that has used recording media such as HDD, and as transceiver, comprises: serializer (SER) 14; unit.
同步建立单元(SC)11,输入设备1接收到的RX,从RX抽取时钟与数据分别作为接收信号(RS)、同步建立信号(SCS),进而输出接收数据(DT)。进而,频率误差检测器(FDD)12,输入该接收信号(RS)、同步建立信号(SCS)、基准信号(Fref)及发送信号(TS),检测该接收信号(RS)、发送信号(TS)的频率差,输出频率调整信号(FCS)。频率发生器(SYNC)13,输入该频率调整信号(FCS)与基准信号(Fref),输出利用该频率调整信号(FCS)与基准信号(Fref)确定频率的发送信号(TS)。进而,串行器(SER)14,输入该发送信号(TS)和该发送数据(DR),输出上述TX。Synchronization establishment unit (SC) 11 inputs RX received by device 1, extracts clock and data from RX as reception signal (RS) and synchronization establishment signal (SCS), and then outputs reception data (DT). Furthermore, the frequency error detector (FDD) 12 receives the received signal (RS), the synchronization establishment signal (SCS), the reference signal (Fref) and the transmitted signal (TS) as inputs, and detects the received signal (RS), the transmitted signal (TS) ) The frequency difference, the output frequency adjustment signal (FCS). The frequency generator (SYNC) 13 inputs the frequency adjustment signal (FCS) and the reference signal (Fref), and outputs a transmission signal (TS) whose frequency is determined by the frequency adjustment signal (FCS) and the reference signal (Fref). Furthermore, the serializer (SER) 14 receives the transmission signal (TS) and the transmission data (DR) and outputs the above-mentioned TX.
作为频率调整动作的一例,例如,将从主机2输出的RX信号的频率取为1.2GHz,将振荡器3输出的基准信号频率取为20MHz,将频率发生器13的分频数N取为N=50。As an example of the frequency adjustment operation, for example, the frequency of the RX signal output from the host computer 2 is set to 1.2 GHz, the frequency of the reference signal output from the oscillator 3 is set to 20 MHz, and the frequency division number N of the frequency generator 13 is set to N =50.
根据作为从RX信号抽取出的数据的同步建立信号(SCS),判断是否为要求TX信号的精度的序列(sequence)。如果根据同步建立信号(SCS),判断为已转移到要求TX信号的精度的序列,设备1通过以下所示的步骤使RX信号与TX信号的频率相一致。Based on the synchronization establishment signal (SCS) which is data extracted from the RX signal, it is judged whether it is a sequence (sequence) requiring the accuracy of the TX signal. When it is judged from the synchronization establishment signal (SCS) that it has shifted to the sequence requiring the accuracy of the TX signal, the device 1 makes the frequency of the RX signal and the TX signal coincide with each other through the steps shown below.
此时,接收信号(RS)为由同步建立单元11从RX抽取出的时钟信号,因此,接收信号(RS)的频率与RX相同,为1.2GHz。At this time, the received signal (RS) is a clock signal extracted from RX by the synchronization establishing unit 11, so the frequency of the received signal (RS) is 1.2 GHz, which is the same as that of RX.
而发送信号(TS)的频率,是由作为相位同步电路(PLL)的频率发生器13生成的,因此,为And the frequency of the transmission signal (TS) is generated by the frequency generator 13 as a phase synchronization circuit (PLL), therefore, is
Fref×N=20MHz×50=1.0GHz。Fref×N=20MHz×50=1.0GHz.
此时,在频率误差检测器12中,接收信号(RS)与发送信号(TS)的频率差(ErN),为At this time, in the frequency error detector 12, the frequency difference (ErN) between the received signal (RS) and the transmitted signal (TS) is
1.2GHz-1.0GHz=200MHz。为了使发送信号(TS)的频率变成1.2GHz而消除该频率差(ErN),作为频率调整信号(FCS),输出FCS=10。1.2GHz-1.0GHz=200MHz. This frequency difference (ErN) is eliminated so that the frequency of the transmission signal (TS) becomes 1.2 GHz, and FCS=10 is output as a frequency adjustment signal (FCS).
此时,在频率发生器13中,分频数N变成At this time, in the frequency generator 13, the frequency division number N becomes
N=50+FCS=50+10=60,N=50+FCS=50+10=60,
变更分频数N后的发送信号(TS)的频率,变成Change the frequency of the transmit signal (TS) after the frequency division number N to become
Fref×N=20MHz×60=1.2GHz。Fref×N=20MHz×60=1.2GHz.
通过该动作,接收信号(RS)与发送信号(TS)的频率差变成0,RX与TX的频率差也变成0。With this operation, the frequency difference between the received signal (RS) and the transmitted signal (TS) becomes zero, and the frequency difference between RX and TX also becomes zero.
图2表示本实施例的设备的同步建立单元11的结构例。同步建立单元11,包括相位比较器111、环路滤波器113、压控振荡器(VCO)114、以及串并行转换器(deserializer)112。相位比较器111,输入该RX与该接收信号(RS),比较RX与RS的相位,将比较结果输出至环路滤波器113,输出该同步建立信号(SCS)。环路滤波器113将该比较信号转换为直流信号,作为控制电压(VC)输出至VCO114。VCO114将具有与该控制电压(VC)对应的频率的输出信号(SCS)作为接收信号(RS)输出。串并行转换器112输入该同步建立信号(SCS)、该接收信号(RS),利用该接收信号(RS)抽取该同步建立信号(SCS)的数据,生成并输出接收数据(DT)。FIG. 2 shows a configuration example of the synchronization establishment unit 11 of the device of this embodiment. The synchronization establishment unit 11 includes a phase comparator 111 , a loop filter 113 , a voltage-controlled oscillator (VCO) 114 , and a deserializer 112 . The phase comparator 111 inputs the RX and the received signal (RS), compares the phases of the RX and RS, outputs the comparison result to the loop filter 113, and outputs the synchronization establishment signal (SCS). The loop filter 113 converts the comparison signal into a DC signal, and outputs it to the VCO 114 as a control voltage (VC). VCO 114 outputs an output signal (SCS) having a frequency corresponding to the control voltage (VC) as a reception signal (RS). The serial-to-parallel converter 112 inputs the synchronization establishment signal (SCS) and the reception signal (RS), extracts the data of the synchronization establishment signal (SCS) using the reception signal (RS), and generates and outputs reception data (DT).
另外,在本实施方式中,说明了在同步建立单元11内包含串并行转换器112,但显然串并行转换器112也可以作为与同步建立单元11分离的部件独立地构成。Also, in this embodiment, it has been described that the serial-to-parallel converter 112 is included in the synchronization establishing unit 11 , but it is obvious that the serial-to-parallel converter 112 may be configured independently as a component separate from the synchronization establishing unit 11 .
图3表示本实施例的设备的频率误差检测器12的结构例。频率误差检测器12,包括信号检测器(SD)121、序列发生器(SQ)122、以及误差检测调整器(DDC)123。信号检测器121,输入同步建立信号(SCS),对数据进行检测,将检测结果输出至序列发生器122。输入了检测结果的序列发生器122,向频率误差调整器123输出作为用于通知频率误差检测序列的信号的序列信号(SQS)。频率误差调整器123,发挥如下的作用,即检测接收信号(RS)与发送信号(TS)的频率误差,将检测结果作为频率调整信号(FCS)输出。在利用序列信号(SQS),明确了是频率误差检测序列时,比较接收信号(RS)与发送信号(TS)的频率。此时,比较时间由基准信号(Fref)确定。比较结果作为频率调整信号(FCS)输出。而在利用序列信号(SQS),明确了不是频率误差检测序列时,不进行接收信号(RS)与发送信号(TS)的频率的比较。FIG. 3 shows a configuration example of the frequency error detector 12 of the device of this embodiment. The frequency error detector 12 includes a signal detector (SD) 121 , a sequencer (SQ) 122 , and an error detection regulator (DDC) 123 . The signal detector 121 inputs a synchronization establishment signal (SCS), detects the data, and outputs the detection result to the sequence generator 122 . The sequence generator 122 having received the detection result outputs a sequence signal (SQS) as a signal for notifying the frequency error detection sequence to the frequency error adjuster 123 . The frequency error adjuster 123 functions to detect the frequency error between the received signal (RS) and the transmitted signal (TS), and outputs the detection result as a frequency adjustment signal (FCS). When the sequence signal (SQS) is used to identify the frequency error detection sequence, the frequencies of the received signal (RS) and the transmitted signal (TS) are compared. At this time, the comparison time is determined by the reference signal (Fref). The comparison result is output as a frequency adjustment signal (FCS). On the other hand, when it is confirmed by the sequence signal (SQS) that it is not a frequency error detection sequence, the frequencies of the received signal (RS) and the transmitted signal (TS) are not compared.
图4表示本实施例的频率误差调整器123的结构例。频率误差调整器123,包括频率检测器(FD)1231、与误差检测电路(DD)1232。FIG. 4 shows a configuration example of the frequency error adjuster 123 of this embodiment. The frequency error regulator 123 includes a frequency detector (FD) 1231 and an error detection circuit (DD) 1232 .
接着,参照图5(图5A、图5B),说明该频率误差调整器123的结构和动作。Next, the configuration and operation of the frequency error adjuster 123 will be described with reference to FIG. 5 ( FIG. 5A , FIG. 5B ).
误差检测电路(DD)1232,具有如图5A所示的,赋予R、T的比较结果与频率调整信号(FCS)的关系的FCS表500。该FCS表500是预先设定了振荡器3的频率偏差DevB与频率调整信号(FCS)的关系的表。例如,在接收信号(RX)与发送信号(TS)的频率差(ErN)为C时,作为频率调整信号(FCS)被赋予Nc。The error detection circuit (DD) 1232 has an FCS table 500 that provides the relationship between the comparison result of R and T and the frequency adjustment signal (FCS) as shown in FIG. 5A. This FCS table 500 is a table in which the relationship between the frequency deviation DevB of the oscillator 3 and the frequency adjustment signal (FCS) is set in advance. For example, when the frequency difference (ErN) between the received signal (RX) and the transmitted signal (TS) is C, Nc is given as the frequency adjustment signal (FCS).
当在误差检测电路(DD)1232中,被输入通知频率误差检测序列的序列信号(SQS),明确了是频率误差检测序列时,如图5B所示,接收信号(RS)与发送信号(TS),分别通过频率检测器(FD)1231对脉冲进行计数。此时的计数时间由基准信号(Fref)确定。接收信号(RS)与发送信号(TS)的计数结果,分别作为R、T,从频率检测器(FD)1231输出,并被输入误差检测电路(DD)1232。误差检测电路(DD)1232,比较接收信号的计数数R与发送信号的计数数T,根据该比较结果,参照FCS表500而输出频率调整信号(FCS)。When the sequence signal (SQS) notifying the frequency error detection sequence is input to the error detection circuit (DD) 1232, and it is clear that it is the frequency error detection sequence, as shown in FIG. 5B, the received signal (RS) and the transmitted signal (TS) ), the pulses are counted by the frequency detector (FD) 1231, respectively. The counting time at this time is determined by the reference signal (Fref). Counting results of the received signal (RS) and the transmitted signal (TS) are output from the frequency detector (FD) 1231 as R and T, respectively, and are input to the error detection circuit (DD) 1232 . The error detection circuit (DD) 1232 compares the count number R of the reception signal and the count number T of the transmission signal, and outputs a frequency adjustment signal (FCS) by referring to the FCS table 500 based on the comparison result.
图6表示本实施例的设备1的频率发生器(SYNS)13的结构例。频率发生器(SYNS)13,为包括相位频率比较器(PFD)131、环路滤波器(LF)132、VCO133、以及可变分频率(1/N)134的所谓相位同步电路(PLL)。更优选频率发生器(SYNS)13为实现分数分频的分数(fractional)PLL。FIG. 6 shows a configuration example of the frequency generator (SYNS) 13 of the device 1 of this embodiment. The frequency generator (SYNS) 13 is a so-called phase synchronization circuit (PLL) including a phase frequency comparator (PFD) 131 , a loop filter (LF) 132 , a VCO 133 , and a variable division frequency (1/N) 134 . More preferably, the frequency generator (SYNS) 13 is a fractional PLL implementing fractional frequency division.
相位频率比较器131,比较基准信号(Fref)与可变分配器134的输出信号的相位和频率,将比较结果输出至环路滤波器132。环路滤波器132,将该比较结果作为直流信号向VCO133输出控制电压。VCO133将具有由该控制电压所控制的频率的输出信号作为发送信号(TS)输出。发送信号(TS)从频率发生器(SYNS)13输出,而且被输入可变分频器134。频率发生器(SYNS)13以某个分频数对发送信号(TS)进行分频,将分频信号输出至相位频率比较器131。此处,可变分频器134,可以利用由频率误差调整器123所生成的频率调整信号(FCS)控制其分频数。The phase-frequency comparator 131 compares the phase and frequency of the reference signal (Fref) and the output signal of the variable divider 134 , and outputs the comparison result to the loop filter 132 . The loop filter 132 outputs the comparison result as a DC signal to the VCO 133 as a control voltage. The VCO 133 outputs an output signal having a frequency controlled by the control voltage as a transmission signal (TS). The transmission signal (TS) is output from the frequency generator (SYNS) 13 and input to the variable frequency divider 134 . The frequency generator (SYNS) 13 divides the transmission signal (TS) by a certain frequency division number, and outputs the frequency-divided signal to the phase frequency comparator 131 . Here, the frequency division number of the variable frequency divider 134 can be controlled by using the frequency adjustment signal (FCS) generated by the frequency error adjuster 123 .
图7表示本实施例的频率发生器13的VCO133的结构例。VCO133包括电压电流转换电路(VIC)1331、由差动反相器构成的延迟电路1332、以及差动单端转换电路(DSC)1333,通过将延迟电路1332构成为环状而形成环形振荡器(ICO)。在向VCO133输入控制电压(Vc)时,便从电压电流转换电路(VIC)1331输出控制信号(Vp)。通过该控制信号(Vp)调整环形振荡器(ICO)的延迟电路1332的延迟量。差动单端转换电路(DSC)1333被加上延迟电路1332的差动信号后转换成单信号,作为输出信号(=发送信号TS)。FIG. 7 shows a configuration example of the VCO 133 of the frequency generator 13 of this embodiment. The VCO 133 includes a voltage-current conversion circuit (VIC) 1331, a delay circuit 1332 composed of a differential inverter, and a differential single-ended conversion circuit (DSC) 1333, and a ring oscillator is formed by configuring the delay circuit 1332 in a ring shape ( ICO). When a control voltage (Vc) is input to the VCO 133 , a control signal (Vp) is output from a voltage-current conversion circuit (VIC) 1331 . The delay amount of the delay circuit 1332 of the ring oscillator (ICO) is adjusted by this control signal (Vp). A differential single-ended conversion circuit (DSC) 1333 adds the differential signal of the delay circuit 1332 and converts it into a single signal as an output signal (=transmission signal TS).
图8表示本实施例的频率发生器13的可变分频器134的结构例。可变分频器134,包括预分频器(PRS)1341、可编程计数器(PGC)1342、吞咽(swallow)计数器(SWC)1343、调制器(MOD)1345、以及波形生成器(WG)1346。预分频器1341、可编程计数器1342、以及吞咽计数器1343,即所谓的脉冲吞咽(pulse swallow)计数器。FIG. 8 shows a configuration example of the variable frequency divider 134 of the frequency generator 13 of this embodiment. Variable frequency divider 134, including prescaler (PRS) 1341, programmable counter (PGC) 1342, swallow (swallow) counter (SWC) 1343, modulator (MOD) 1345, and waveform generator (WG) 1346 . The prescaler 1341, the programmable counter 1342, and the swallow counter 1343 are so-called pulse swallow counters.
波形生成单元1346,生成由分频数确定的波形或者恒定值,与频率调整信号(FCS)相加后输出至调制器1345。调制器1345输入波形生成单元1346的输出信号,并将调制结果作为G、S输出至可编程计数器1342、吞咽计数器1343。例如,优选的G、S为:将调制器输出信号的高位位作为G、低位位作为S输出。调制器1345例如优选∑Δ调制器,但显然也可以使用∑Δ调制器以外的调制器。The waveform generation unit 1346 generates a waveform or a constant value determined by the frequency division number, adds it to the frequency adjustment signal (FCS) and outputs it to the modulator 1345 . The modulator 1345 inputs the output signal of the waveform generating unit 1346 and outputs the modulation result to the programmable counter 1342 and the swallow counter 1343 as G and S. For example, the preferred G and S are: the high-order bit of the output signal of the modulator is output as G and the low-order bit as S. The modulator 1345 is preferably, for example, a ΣΔ modulator, but it is obvious that a modulator other than a ΣΔ modulator may be used.
预分频器1341输入发送信号TS与吞咽计数器1343的输出P,预分频器1341的输出FP被输入可编程计数器1342和吞咽计数器1343。The prescaler 1341 inputs the transmission signal TS and the output P of the swallow counter 1343 , and the output FP of the prescaler 1341 is input into the programmable counter 1342 and the swallow counter 1343 .
可编程计数器1342、吞咽计数器1343的分频数,由作为调制器1345的输出信号的G、S控制。The frequency division numbers of the programmable counter 1342 and the swallow counter 1343 are controlled by G and S which are the output signals of the modulator 1345 .
此处,输入调制器1345的波形或恒定值,随着频率调整信号(FCS)的值的变化而发生变化。此时,作为调制器输出信号的G、S也发生变化,因此,可变分频器134的分频数发生变化。即,变成可变分频器134的分频数由频率调整信号(FCS)控制。为此,变成频率发生器13发生的发送信号(TS)的频率随着频率调整信号(FCS)的变化而发生变化。Here, the waveform or constant value input to the modulator 1345 changes as the value of the frequency adjustment signal (FCS) changes. At this time, G and S, which are output signals of the modulator, also change, so the frequency division number of the variable frequency divider 134 changes. That is, the frequency division number that becomes the variable frequency divider 134 is controlled by the frequency adjustment signal (FCS). For this reason, the frequency of the transmission signal (TS) generated by the frequency generator 13 is changed according to the change of the frequency adjustment signal (FCS).
在本实施例中,在同步控制单元根据主机2与设备1的收发信号的关系,检测处于频率误差检测序列时,比较接收信号(RS)与发送信号(TS)的频率,基于该结果利用频率调整信号(FCS)来变更频率发生器13的分频数,而使发送信号(TS)的频率发生变化。由此,使接收信号(RS)与发送信号(TS)的频率误差降低,实现主机2与设备1的收发通信。In this embodiment, when the synchronization control unit detects that it is in the frequency error detection sequence according to the relationship between the host 2 and the device 1’s sending and receiving signals, it compares the frequencies of the received signal (RS) and the transmitted signal (TS), and uses the frequency based on the result. The frequency division number of the frequency generator 13 is changed by adjusting the signal (FCS) to change the frequency of the transmission signal (TS). Thus, the frequency error between the received signal (RS) and the transmitted signal (TS) is reduced, and the transmission and reception communication between the host 2 and the device 1 is realized.
本发明的特征之一在于作为振荡器3使用陶瓷谐振器等廉价的振荡器。图9(图9A、图9B、图9C)表示陶瓷谐振器的特性的一例。图9A表示陶瓷谐振器的温度特性。陶瓷谐振器的振荡频率(Fref)取决于温度,如实线所示那样,当超过常温附近的温度t1、t2时,振荡频率(Fref)的频率偏差DevB,超过±350PPM的允许范围而发生变化。或者,如虚线所示那样,温度特性有时也呈现相反的趋势。One of the characteristics of the present invention is that an inexpensive oscillator such as a ceramic resonator is used as the oscillator 3 . FIG. 9 ( FIG. 9A , FIG. 9B , and FIG. 9C ) shows an example of characteristics of a ceramic resonator. Fig. 9A shows the temperature characteristics of the ceramic resonator. The oscillation frequency (Fref) of the ceramic resonator depends on the temperature. As shown by the solid line, when the temperatures t1 and t2 near normal temperature are exceeded, the frequency deviation DevB of the oscillation frequency (Fref) changes beyond the allowable range of ±350PPM. Alternatively, as shown by the dotted line, the temperature characteristic may show a reverse tendency.
而且,如图9B所示,陶瓷谐振器的特性也因老化而发生变化。在使用开始后数年,振荡频率(Fref)的频率偏差DevB,有时也超过例如±350PPM的允许范围而发生变化。Furthermore, as shown in FIG. 9B, the characteristics of the ceramic resonator also change due to aging. Several years after the start of use, the frequency deviation DevB of the oscillation frequency (Fref) may vary beyond the allowable range of, for example, ±350PPM.
此外,谐振器的特性也存在起因于制造工艺的频率的离差。In addition, the characteristics of the resonator also have frequency dispersion due to the manufacturing process.
进而,陶瓷谐振器的温度大致与工作时间成比例地上升。因此,处于使用状态的陶瓷谐振器的振荡频率(Fref),如图9C所示,大致与工作时间成比例地发生变化。另外,图9C的多个特性(F0~F4),表现出起因于上述老化的影响或制造工艺的频率的离差。Furthermore, the temperature of the ceramic resonator rises approximately in proportion to the operating time. Therefore, the oscillation frequency (Fref) of the ceramic resonator in use changes approximately in proportion to the operating time as shown in FIG. 9C. In addition, a plurality of characteristics (F0 to F4) in FIG. 9C show frequency dispersion due to the above-mentioned influence of aging or the manufacturing process.
根据本实施例,利用设备的同步控制单元,检测主机的输出信号,在振荡器的频率的离差范围超出了建立通信所需要的保证范围时,设备自行调整输出频率以建立通信。According to this embodiment, the synchronization control unit of the device is used to detect the output signal of the host, and when the deviation range of the frequency of the oscillator exceeds the guaranteed range required for establishing communication, the device automatically adjusts the output frequency to establish communication.
以下,基于图1和图10,说明本实施例的同步控制单元的动作。Hereinafter, the operation of the synchronization control unit of this embodiment will be described based on FIGS. 1 and 10 .
图10表示主机2与设备1的收发装置间从通电和节电复原的序列例。FIG. 10 shows a sequence example of recovery from power-on and power-saving between the host 2 and the transmission and reception means of the device 1 .
“恒定同步信号”作为RX从主机2发送至设备1(S1001)。设备1进行如下的同步建立处理(S1002),即接收作为RX被发送出的该恒定同步信号,由同步建立单元11输出接收信号(RS)、同步建立信号(SCS)。进而,输入了该接收信号(RS)、同步建立信号(SCS)的频率误差检测器12,执行频率误差检测处理(S1003),比较从频率发生器13输出的发送信号(TS)与该接收信号(RS)的频率,根据比较结果(T-R)的绝对值,判断发送信号(TS)的频率偏差DevC,相对于发送信号(TX)所允许的频率偏差DevA,是否处于A "constant synchronization signal" is sent as RX from the host 2 to the device 1 (S1001). The device 1 performs a synchronization establishment process (S1002) of receiving the constant synchronization signal transmitted as RX, and the synchronization establishment unit 11 outputs a received signal (RS) and a synchronization establishment signal (SCS). Furthermore, the frequency error detector 12 having inputted the reception signal (RS) and the synchronization establishment signal (SCS) performs frequency error detection processing (S1003), and compares the transmission signal (TS) output from the frequency generator 13 with the reception signal (RS) frequency, according to the absolute value of the comparison result (T-R), judge whether the frequency deviation DevC of the transmission signal (TS) is within the allowable frequency deviation DevA of the transmission signal (TX)
DevA<DevCDevA<DevC
的关系(S1004)。relationship (S1004).
在判断的结果为处于上述关系时,基于参照表500的数据,输出预定频率调整信号(FCS)(S1005)。输入了该频率调整信号(FCS)的频率发生器13,通过进行频率调整处理、即利用该频率调整信号(FCS)变更分频数,由此,变更并输出发送信号(TS)的频率(S1006)。If it is judged that the above relationship exists, based on the data of the reference table 500, a predetermined frequency adjustment signal (FCS) is output (S1005). The frequency generator 13 having inputted the frequency adjustment signal (FCS) performs frequency adjustment processing, that is, changes the frequency division number by using the frequency adjustment signal (FCS), thereby changing and outputting the frequency of the transmission signal (TS) (S1006 ).
变更了频率的该发送信号(TS)被输入到频率误差检测器12,再次与接收信号(RS)的频率进行比较。反复进行该动作直到比较结果纳入某个允许范围内为止。当比较结果纳入某个允许范围内时,频率调整信号(FCS)便持续输出相同的值。The transmission signal (TS) whose frequency has been changed is input to the frequency error detector 12, and is compared with the frequency of the reception signal (RS) again. This operation is repeated until the comparison result falls within a certain allowable range. When the comparison result falls within a certain allowable range, the frequency adjustment signal (FCS) continues to output the same value.
接收信号(RS)与发送信号(TS)的频率调整的允许范围,在本实施例的传输信号自动调整收发装置中,需要取为主机2能够识别设备1的输出信号(TX)的程度(S1007)。The allowable range of the frequency adjustment of the received signal (RS) and the transmitted signal (TS), in the transmission signal automatic adjustment transceiver device of this embodiment, needs to be taken as the degree to which the host computer 2 can recognize the output signal (TX) of the device 1 (S1007 ).
结束了频率调整的设备1,由串行器14从发送信号(TS)中抽取发送数据(DR),并作为设备1的输出信号(TX)输出至主机2(S1007)。The device 1 having completed the frequency adjustment extracts the transmission data (DR) from the transmission signal (TS) by the serializer 14, and outputs it to the host 2 as an output signal (TX) of the device 1 (S1007).
在上述(S1004)判断中,当发送信号(TS)的频率偏差DevC在允许值以内时,不进行频率调整,将设备1的输出信号(TX)输出至主机2(S1007)。In the above (S1004) judgment, when the frequency deviation DevC of the transmission signal (TS) is within the allowable value, no frequency adjustment is performed, and the output signal (TX) of the device 1 is output to the host 2 (S1007).
接收到该TX的主机2,在检测出设备1的信号时(S1008),作为RX向设备1输出固定模式(pattern)信号(S1009)。Upon receiving the TX, the host 2 outputs a fixed pattern signal as RX to the device 1 when detecting the signal from the device 1 (S1008) (S1009).
作为RX接收到固定模式信号的设备1,由同步建立单元11接收该固定模式信号,输出接收信号(RS)与同步建立信号(SCS)(S1010)。此时,接收信号(RS)与发送信号(TS)的频率误差,在建立通信的允许范围内。发送信号(TS)被输入到串行器14,抽取发送数据(DR),向主机2输出设备1的输出信号(TX)作为通信数据(S1011)。The device 1 that receives the fixed mode signal as RX receives the fixed mode signal by the synchronization establishment unit 11, and outputs a received signal (RS) and a synchronization establishment signal (SCS) (S1010). At this time, the frequency error between the received signal (RS) and the transmitted signal (TS) is within the allowable range for establishing communication. The transmission signal (TS) is input to the serializer 14, the transmission data (DR) is extracted, and the output signal (TX) of the device 1 is output to the host 2 as communication data (S1011).
接收到该通信数据TX的主机2,对信号进行检测(S1012),将主机2的通信数据作为RX(S1013),发送至设备1(S1014)。由此,实现主机2与设备1的双向通信。The host 2 having received the communication data TX detects the signal (S1012), and transmits the communication data of the host 2 as RX (S1013) to the device 1 (S1014). Thus, bidirectional communication between the host 2 and the device 1 is realized.
图11表示通信系统、即主机2与设备1的各收发装置间的通信建立过程中本实施例的频率调整序列。该序列为建立了主机2与设备1的通信的状态的频率调整序列。即,接收信号(RS)与发送信号(TS)的频率误差在建立通信的允许范围内。但是,由于振荡器3的老化、温度变动,如果保持原样而不进行频率调整,将可能导致接收信号(RS)与发送信号(TS)的频率误差超出建立通信的允许范围,无法建立通信,因此,为一边建立通信一边随时进行频率调整。FIG. 11 shows the frequency adjustment sequence of this embodiment during the communication establishment process of the communication system, that is, the communication between the host 2 and each transceiver device of the device 1 . This sequence is a frequency adjustment sequence in which the state of communication between the host 2 and the device 1 is established. That is, the frequency error between the received signal (RS) and the transmitted signal (TS) is within the allowable range for establishing communication. However, due to the aging and temperature changes of the oscillator 3, if the frequency adjustment is not performed as it is, the frequency error between the received signal (RS) and the transmitted signal (TS) may exceed the allowable range for establishing communication, and communication cannot be established. , to adjust the frequency at any time while establishing communication.
作为初始状态,设备1向主机2发送作为TX的通信数据(S1101)。主机2也向设备1发送作为RX的通信数据(S1102)。而接收到作为RX的、从主机2输出的通信数据(S1103)的设备1,通过与在图10中说明的同样的步骤,由同步建立单元11生成并输出接收信号(RS)与同步建立信号(SCS)。接收到该接收信号(RS)与由频率发生器13输出的发送信号(TS)的频率误差检测器12,比较从频率发生器13输出的发送信号(TS)与该接收信号(RS)的频率,从比较结果(T-R)的绝对值输出频率调整信号(FCS)(S1104~S1106)。输入了该频率调整信号(FCS)的频率发生器13,通过利用该频率调整信号(FCS)变更分频数,由此,变更并输出发送信号(TS)的频率,进行频率调整(S1107)。As an initial state, the device 1 transmits communication data as TX to the host 2 (S1101). The host 2 also transmits communication data as RX to the device 1 (S1102). On the other hand, the device 1 that has received the communication data (S1103) output from the host 2 as RX generates and outputs a reception signal (RS) and a synchronization establishment signal by the synchronization establishment unit 11 through the same steps as those described in FIG. 10 . (SCS). The frequency error detector 12 that receives the received signal (RS) and the transmitted signal (TS) output from the frequency generator 13 compares the frequency of the transmitted signal (TS) output from the frequency generator 13 with the received signal (RS) , and output the frequency adjustment signal (FCS) from the absolute value of the comparison result (T-R) (S1104-S1106). The frequency generator 13 that receives the frequency adjustment signal (FCS) changes the frequency division number using the frequency adjustment signal (FCS), thereby changing and outputting the frequency of the transmission signal (TS) to perform frequency adjustment (S1107).
变更了频率的该发送信号(TS)被输入频率误差检测器12,再次与接收信号(RS)的频率进行比较。反复进行该动作直到比较结果纳入某个允许范围内为止。当比较结果纳入某个允许范围内时,频率调整信号(FCS)便持续输出相同的值。该频率调整的处理,在传输信号自动调整收发装置的通信建立中持续进行。The transmission signal (TS) whose frequency has been changed is input to the frequency error detector 12, and is compared with the frequency of the reception signal (RS) again. This operation is repeated until the comparison result falls within a certain allowable range. When the comparison result falls within a certain allowable range, the frequency adjustment signal (FCS) continues to output the same value. This frequency adjustment process is continuously performed during the communication establishment of the transmission signal automatic adjustment transceiver.
图12表示通信系统的通信建立中同步建立单元11的频率调整的状况的一例。FIG. 12 shows an example of a state of frequency adjustment by the synchronization establishment unit 11 during establishment of communication in the communication system.
此处,假定以下的情况:处于工作状态的陶瓷谐振器,具有图12的上段(A)所示的温度变化,由于该温度变化,陶瓷谐振器的振荡频率(Fref)如图12的中段(B)所示那样随着工作时间而减小,陶瓷谐振器的频率偏差DevB在比较短的时间超出允许值RevA。Here, the following situation is assumed: the ceramic resonator in an operating state has a temperature change as shown in the upper section (A) of FIG. As shown in B), the frequency deviation DevB of the ceramic resonator exceeds the allowable value RevA in a relatively short time as it decreases with the operating time.
根据本实施例,在陶瓷谐振器的频率偏差DevB超出允许值RevA之前,即,在由频率误差检测器12对从频率发生器13输出的发送信号(TS)与作为同步建立单元11的输出信号的接收信号(RS)进行频率比较的结果,当该差(T-R)的绝对值达到某个值α(α<DevA)时,就对此进行判断,生成频率调整信号(FCS),进行频率调整,将发送信号(TS)变成接收信号(RS)。为此,如图12的下段(C)所示,即使陶瓷谐振器的频率偏差DevB表现为大幅超出允许值DevA的温度特性,设备的发送信号(TX)也由比所允许的频率偏差DevA小的频率偏差α所控制。According to the present embodiment, before the frequency deviation DevB of the ceramic resonator exceeds the allowable value RevA, that is, before the frequency error detector 12 compares the transmission signal (TS) output from the frequency generator 13 with the output signal of the synchronization establishing unit 11 As a result of frequency comparison of the received signal (RS), when the absolute value of the difference (T-R) reaches a certain value α (α<DevA), it will be judged, and a frequency adjustment signal (FCS) will be generated to perform frequency adjustment , to change the transmitted signal (TS) into a received signal (RS). For this reason, as shown in the lower part (C) of Fig. 12, even if the frequency deviation DevB of the ceramic resonator exhibits a temperature characteristic that greatly exceeds the allowable value DevA, the transmission signal (TX) of the device is smaller than the allowable frequency deviation DevA. Controlled by the frequency deviation α.
如此,根据本实施例,即使作为基准信号发生源,设备使用的振荡器是制造精度、温度变动、老化达不到建立通信所需要的允许范围的廉价的振荡器,也能够通过将主机与设备的输出信号频率差纳入设备自身建立通信所需要的允许范围内,来实现主机与设备的双向通信。由此,能够不需要安装晶体振荡器等高价的、在进行基板(Board)装配时推荐安装稳定电容等的振荡器,而安装陶瓷谐振器等廉价的、在进行基板装配时不需要安装稳定电容等的振荡器,能够实现具有传输信号自动调整功能,通用性强的收发装置的价格降低。In this way, according to this embodiment, even if the oscillator used by the device is an inexpensive oscillator whose manufacturing accuracy, temperature fluctuation, and aging do not reach the allowable range required for establishing communication as a source of the reference signal, it is possible to The output signal frequency difference is included in the allowable range required by the device itself to establish communication, so as to realize the two-way communication between the host and the device. This eliminates the need to install expensive oscillators such as crystal oscillators, which are recommended for board mounting with stabilizing capacitors, and cheap oscillators such as ceramic resonators that do not require mounting of stabilizing capacitors for board mounting. Oscillators such as Oscillators can realize the function of automatic adjustment of transmission signals, and the price of the transceiver device with strong versatility can be reduced.
此外,由于是设备自身自行调整频率,变成在制造出厂时的测试步骤中,可以不需要进行基于人工的频率调整,能够有助于测试步骤的成本削减,结果是能够实现具有传输信号自动调整功能的收发装置的价格的降低。In addition, since the frequency is adjusted by the device itself, it becomes unnecessary to perform manual frequency adjustment in the test process at the time of manufacture and shipment, which can contribute to the cost reduction of the test process. As a result, automatic adjustment of the transmission signal can be realized. The reduction in the price of the function of the transceiver.
进而,由设备对其发送信号与来自主机的接收信号的频率进行比较,根据该频率偏差,设备自身自行调整频率,因此,设备的频率发生器的输出,不受包含在收发信号中的噪声的影响,可以提供具有能够容易地应对噪声标准严格的高速传输的通信功能,通用性强而且廉价的半导体集成电路器件。Furthermore, the device compares the frequency of its transmitted signal with the frequency of the received signal from the host, and adjusts the frequency by itself according to the frequency deviation. Therefore, the output of the frequency generator of the device is not affected by the noise contained in the sending and receiving signals. As a result, it is possible to provide a versatile and inexpensive semiconductor integrated circuit device that has a communication function for high-speed transmission that can easily cope with strict noise standards.
【实施例2】[Example 2]
接着,通过图13~图19,对本发明的具有传输信号自动调整功能的通信系统的实施例2进行说明。Next, Embodiment 2 of a communication system having a transmission signal automatic adjustment function of the present invention will be described with reference to FIGS. 13 to 19 .
图13是用于说明本实施例2的通信系统的整体的结构的框图。FIG. 13 is a block diagram illustrating the overall configuration of a communication system according to the second embodiment.
本实施例的通信系统,包括主机2、设备1、以及振荡器3,其中,该主机2向设备1输出RX,从设备1接收TX;该设备1从主机2接收RX,输出接收数据DT,收发数据DR,向主机2发送TX;该振荡器3向设备1输入基准信号(Fref),由包括遵循串行ATA标准等进行的频谱扩展(SSC)等的收发信号频率不恒定的情况的收发装置构成。The communication system of this embodiment includes a host 2, a device 1, and an oscillator 3, wherein the host 2 outputs RX to the device 1, and receives TX from the device 1; the device 1 receives RX from the host 2, and outputs received data DT, Send and receive data DR, and send TX to the host 2; the oscillator 3 inputs a reference signal (Fref) to the device 1, and transmits and receives when the frequency of the sending and receiving signal is not constant, including spectrum spread (SSC) performed in accordance with the Serial ATA standard, etc. device configuration.
设备1包括同步建立单元11、频率误差检测器(FDD)42、频率发生器(SYNS)43、以及数字信号生成器(DSG)44,其中,该同步建立单元11,输入设备1接收到的RX,从RX抽取时钟和数据,并分别作为接收信号(RS)、同步建立信号(SCS),进而输出接收数据(DT);该频率误差检测器(FDD)42,输入该接收信号(RS)、同步建立信号(SCS)、基准信号(Fref)、以及发送信号(TS),检测该接收信号(RS)、发送信号(TS)的频率差,输出频率调整信号(FCS)与SSC选择信号(SSS);频率发生器(SYNS)43,输入该频率调整信号(FCS)与基准信号(Fref),输出利用该频率调整信号(FCS)和基准信号(Fref)确定频率的发送信号(TS);数字信号生成器(DSG)44输入该发送信号(TS)和该发送数据(DR),输出该TX。本实施例的设备,其特征也在于,具有由同步建立单元11、频率误差检测器42及频率发生器43构成的同步控制单元的结构。Device 1 includes a synchronization establishment unit 11, a frequency error detector (FDD) 42, a frequency generator (SYNS) 43, and a digital signal generator (DSG) 44, wherein the synchronization establishment unit 11 receives the RX received by the input device 1 , extract the clock and data from RX, and respectively as the received signal (RS), the synchronization establishment signal (SCS), and then output the received data (DT); the frequency error detector (FDD) 42 inputs the received signal (RS), Synchronization establishment signal (SCS), reference signal (Fref), and transmission signal (TS), detect the frequency difference between the reception signal (RS) and transmission signal (TS), output frequency adjustment signal (FCS) and SSC selection signal (SSS) ); Frequency generator (SYNS) 43, input this frequency adjustment signal (FCS) and reference signal (Fref), output utilizes this frequency adjustment signal (FCS) and reference signal (Fref) to determine the transmission signal (TS) of frequency; Digital The signal generator (DSG) 44 inputs the transmission signal (TS) and the transmission data (DR), and outputs the TX. The device of this embodiment is also characterized in that it has a structure of a synchronization control unit composed of a synchronization establishment unit 11 , a frequency error detector 42 and a frequency generator 43 .
图14表示本实施例的设备的频率误差检测器42的结构例。频率误差检测器42,包括信号检测器421、序列发生器422、以及误差检测调整器423。信号检测器421,根据同步建立信号(SCS)的输入而检测数据,将检测结果输出至序列发生器422。输入了检测结果的序列发生器422,向频率误差调整器423输出作为用于通知频率误差检测序列的信号的序列信号(SQS)。频率误差调整器423,发挥如下的作用,即判断接收信号(RS)是否进行了频谱扩展,并将判断结果作为SSC选择信号(SSS)输出,检测接收信号(RS)与发送信号(TS)的频率误差,将检测结果作为频率调整信号(FCS)输出。在利用序列信号(SQS),明确了是频率误差检测序列时,比较接收信号(RS)与发送信号(TS)的频率。此时,比较时间由基准信号(Fref)确定(参照图5B)。比较结果(T-R)作为频率调整信号(FCS)输出。而在利用序列信号(SQS),明确了不是频率误差检测序列时,不进行接收信号(RS)与发送信号(TS)的频率的比较。FIG. 14 shows a configuration example of the frequency error detector 42 of the device of this embodiment. The frequency error detector 42 includes a signal detector 421 , a sequencer 422 , and an error detection regulator 423 . The signal detector 421 detects data according to the input of the synchronization establishment signal (SCS), and outputs the detection result to the sequence generator 422 . The sequence generator 422 having received the detection result outputs a sequence signal (SQS) as a signal for notifying the frequency error detection sequence to the frequency error adjuster 423 . The frequency error adjuster 423 plays the role of judging whether the received signal (RS) has been spectrum spread, and outputs the judgment result as an SSC selection signal (SSS), and detects the difference between the received signal (RS) and the transmitted signal (TS). Frequency error, the detection result is output as a frequency adjustment signal (FCS). When the sequence signal (SQS) is used to identify the frequency error detection sequence, the frequencies of the received signal (RS) and the transmitted signal (TS) are compared. At this time, the comparison time is determined by the reference signal (Fref) (see FIG. 5B ). The comparison result (T-R) is output as a frequency adjustment signal (FCS). On the other hand, when it is confirmed by the sequence signal (SQS) that it is not a frequency error detection sequence, the frequencies of the received signal (RS) and the transmitted signal (TS) are not compared.
图15表示本实施例的频率误差调整器423的结构例。频率误差调整器423,包括发送信号频率检测器(TFD)4231、接收信号频率检测器(RFD)4232、以及误差检测电路4233。在利用序列信号(SQS),明确了是频率误差检测序列时,通过发送信号频率检测器(TFD)4231与接收信号频率检测器(RFD)4232,分别对接收信号(RS)与发送信号(TS)的脉冲进行计数,此时的计数时间,由基准信号(Fref)确定。FIG. 15 shows a configuration example of the frequency error adjuster 423 of this embodiment. The frequency error regulator 423 includes a transmit signal frequency detector (TFD) 4231 , a receive signal frequency detector (RFD) 4232 , and an error detection circuit 4233 . When the sequence signal (SQS) is used to determine the frequency error detection sequence, the received signal (RS) and the transmitted signal (TS) are detected by the transmitted signal frequency detector (TFD) 4231 and the received signal frequency detector (RFD) 4232, respectively. ) pulses are counted, and the counting time at this time is determined by the reference signal (Fref).
图16表示接收信号频率检测器(RFD)4232的结构例。接收信号频率检测器(RFD)4232包括测量时间生成器42321、SSC模式检测器42322。测量时间生成器42321,输入基准信号(Fref),生成计数时间,输出至SSC模式检测器42322。输入了序列信号(SQS)、接收信号(RS)、以及该计数时间的SSC模式检测器42322,输出上限频率(UF)、平均频率(AF)、下限频率(DF)、以及SSC模式判断信号(SSD)。FIG. 16 shows a configuration example of a received signal frequency detector (RFD) 4232 . Received signal frequency detector (RFD) 4232 includes measurement time generator 42321 , SSC mode detector 42322 . The measurement time generator 42321 receives a reference signal (Fref), generates a count time, and outputs it to the SSC pattern detector 42322 . The SSC mode detector 42322 which has input the sequence signal (SQS), the reception signal (RS), and the count time outputs the upper limit frequency (UF), the average frequency (AF), the lower limit frequency (DF), and the SSC mode judgment signal ( SSD).
图17表示发送信号(TS)和接收信号(RS)进行了扩展时的发送信号频率检测器(TFD)4231和接收信号频率检测器(RFD)4232的频率计数的示意图。当接收信号(RS)进行了扩展时,如图17所示,上限频率(UF)、平均频率(AF)、以及下限频率(DF)被计数。此时,在上限频率(UF)与下限频率(DF)之间产生频率差。FIG. 17 is a diagram showing the frequency counts of the transmitted signal frequency detector (TFD) 4231 and received signal frequency detector (RFD) 4232 when the transmitted signal (TS) and received signal (RS) are spread. When the reception signal (RS) is spread, as shown in FIG. 17, the upper limit frequency (UF), the average frequency (AF), and the lower limit frequency (DF) are counted. At this time, a frequency difference occurs between the upper limit frequency (UF) and the lower limit frequency (DF).
此时,SSC模式检测器42322,作为接收信号(RS)进行了扩展的信号而输出SSC模式判断信号(SSD)。另一方面,当接收信号(RS)进行了扩展时,在上限频率(UF)与下限频率(DF)之间不产生频率差。此时,SSC模式检测器42322,作为接收信号(RS)没有进行扩展的信号而输出SSC模式判断信号(SSD)。At this time, the SSC mode detector 42322 outputs the SSC mode determination signal (SSD) as a signal obtained by extending the reception signal (RS). On the other hand, when the reception signal (RS) is spread, no frequency difference occurs between the upper limit frequency (UF) and the lower limit frequency (DF). At this time, the SSC mode detector 42322 outputs an SSC mode determination signal (SSD) as a signal in which the reception signal (RS) is not extended.
返回图15,当作为发送信号(TS)与接收信号(RS)进行了扩展的信号而输出SSC模式判断信号(SSD)时,发送信号频率检测器(TFD)4231和接收信号频率检测器(RFD)4232,取相对于扩展时间足够短的计数时间,输出上限频率(UF)、平均频率(AF)、以及下限频率(DF)。Returning to FIG. 15, when the SSC mode judgment signal (SSD) is output as a signal in which the transmission signal (TS) and the reception signal (RS) are extended, the transmission signal frequency detector (TFD) 4231 and the reception signal frequency detector (RFD) ) 4232, set the counting time short enough relative to the extension time, and output the upper limit frequency (UF), the average frequency (AF), and the lower limit frequency (DF).
图18表示发送信号频率检测器(TFD)4231的结构例。动作与图16所示的接收信号频率检测器(RFD)4232相同,故而在此省略对其的说明。FIG. 18 shows a configuration example of a transmission signal frequency detector (TFD) 4231 . The operation is the same as that of the received signal frequency detector (RFD) 4232 shown in FIG. 16, and therefore its description is omitted here.
本实施例的设备1的频率发生器(SYNS)43的结构例,与图6所示的频率发生器(SYNS)13相同。频率发生器(SYNS)43是能够实现分数分频的PLL,能够通过从用于可变分频器134的波形生成单元1346输出三角波等调制波,由此对发送信号(TS)进行频谱扩展。The configuration example of the frequency generator (SYNS) 43 in the device 1 of this embodiment is the same as that of the frequency generator (SYNS) 13 shown in FIG. 6 . Frequency generator (SYNS) 43 is a PLL capable of fractional frequency division, and can spectrum-spread transmission signal (TS) by outputting modulated waves such as triangular waves from waveform generator 1346 for variable frequency divider 134 .
图19表示本实施例的主机2与设备1的收发装置之间从通电和节电状态复原时的复原序列。FIG. 19 shows the recovery sequence between the host computer 2 and the transmission and reception means of the device 1 in this embodiment when the power-on and power-saving states are restored.
从主机2向设备1发送作为RX的恒定同步信号(S1901)。设备1接收作为RX的、发送来的该恒定同步信号,由同步建立单元11输出接收信号(RS)和同步建立信号(SCS)(S1902)。输入了该接收信号(RS)、同步建立信号(SCS)的频率误差检测器42,检测该接收信号(RS)的上限频率(UF)和下限频率(DF),将作为判断了有无频谱扩展的信号的SSC模式判断信号(SSD)、从频率发生器43输出的发送信号(TS)与该接收信号(RS)的频率进行比较,根据比较结果输出频率调整信号(FCS)(S 1903)。接收信号(RS)和发送信号(TS)可以分别独立地确定有无频谱扩展模式。即,即使在接收信号(RS)没有进行频谱扩展的情况下,发送信号(TS)也可以进行频谱扩展,反之亦然。A constant sync signal as RX is sent from the host 2 to the device 1 (S1901). The device 1 receives the transmitted constant synchronization signal as RX, and the synchronization establishment unit 11 outputs a reception signal (RS) and a synchronization establishment signal (SCS) (S1902). The frequency error detector 42 that has inputted this received signal (RS) and the synchronous establishment signal (SCS) detects the upper limit frequency (UF) and the lower limit frequency (DF) of this received signal (RS), and judges whether there is spectrum spreading The SSC mode judgment signal (SSD) of the signal, the transmission signal (TS) output from the frequency generator 43 is compared with the frequency of the reception signal (RS), and the frequency adjustment signal (FCS) is output according to the comparison result (S1903). The reception signal (RS) and the transmission signal (TS) can independently determine the presence or absence of the spectrum spreading mode. That is, even if the received signal (RS) is not spectrally spread, the transmitted signal (TS) can be spectrally spread, and vice versa.
在接收信号(RS)没有进行频率扩展时,接收信号频率检测器(RFD)4232,由于在上限频率(UF)、下限频率(DF)之间没有频率差,因此,作为接收信号(RS)没有进行频谱扩展而输出SSC模式判断信号(SSD)。而且,此时平均频率(AF)变成接收信号(RS)的频率。When the frequency extension of the received signal (RS) is not carried out, the received signal frequency detector (RFD) 4232, since there is no frequency difference between the upper limit frequency (UF) and the lower limit frequency (DF), there is no frequency difference as the received signal (RS). Spectrum spreading is performed to output an SSC mode judgment signal (SSD). Also, at this time the average frequency (AF) becomes the frequency of the received signal (RS).
如果频率发生器43不进行频谱扩展,发送信号(TS)就是具有恒定频率的信号。在这种情况下,与实施例1所示的例子相同,故而省略以下的说明。If the frequency generator 43 does not perform spectrum spreading, the transmission signal (TS) is a signal with a constant frequency. In this case, it is the same as the example shown in Embodiment 1, so the following description is omitted.
如果频率发生器43进行频谱扩展,发送信号(TS)就不是具有恒定频率的信号。此时,变成依据由通信标准所允许的频谱扩展的标准变更频率误差检测器42的动作(S1904)。If the frequency generator 43 performs spectrum spreading, the transmission signal (TS) is not a signal with a constant frequency. In this case, the operation of the frequency error detector 42 is changed according to the standard of spectrum spreading allowed by the communication standard (S1904).
在如串行ATA这样,频谱扩展规定上限频率的向下扩展的情况下,频率误差检测器42比较接收信号(RS)的平均频率(AF)、和发送信号(TS)的上限频率(UF),根据比较结果输出频率调整信号(FCS),控制频率发生器43使得接收信号(RS)的平均频率(AF)、与发送信号(TS)的上限频率(UF)相一致。In the case of down-spreading of the upper limit frequency specified by spectrum spreading as in Serial ATA, the frequency error detector 42 compares the average frequency (AF) of the received signal (RS) with the upper limit frequency (UF) of the transmitted signal (TS) , output a frequency adjustment signal (FCS) according to the comparison result, and control the frequency generator 43 so that the average frequency (AF) of the received signal (RS) is consistent with the upper limit frequency (UF) of the transmitted signal (TS).
而在规定了频谱扩展的中心频率的情况下,频率误差检测器42比较接收信号(RS)的平均频率(AF)、与发送信号(TS)的平均频率(AF),根据比较结果输出频率调整信号(FCS),控制频率发生器43使得接收信号(RS)的平均频率(AF)、与发送信号(TS)的平均频率(AF)相一致。In the case where the center frequency of spectrum spreading is specified, the frequency error detector 42 compares the average frequency (AF) of the received signal (RS) with the average frequency (AF) of the transmitted signal (TS), and outputs a frequency adjustment according to the comparison result. The signal (FCS) controls the frequency generator 43 so that the average frequency (AF) of the received signal (RS) coincides with the average frequency (AF) of the transmitted signal (TS).
接收信号(RS)在进行频谱扩展时,接收信号频率检测器(RFD)4232,由于在上限频率(UF)、下限频率(DF)之间产生频率差,因此作为接收信号(RS)进行了频谱扩展而输出SSC模式判断信号(SSD)。而且,此时平均频率(AF)变成接收信号(RS)的周期较长的平均频率。When the received signal (RS) is spectrum-spread, the received signal frequency detector (RFD) 4232, since a frequency difference occurs between the upper limit frequency (UF) and the lower limit frequency (DF), spreads the frequency spectrum as the received signal (RS). Extended to output the SSC mode judgment signal (SSD). Also, at this time, the average frequency (AF) becomes an average frequency with a longer period of the received signal (RS).
如果频率发生器43不进行频谱扩展,发送信号(TS)就是具有恒定频率的信号。此时,变成依据由通信标准所允许的频谱扩展的标准变更频率误差检测器42的动作。If the frequency generator 43 does not perform spectrum spreading, the transmission signal (TS) is a signal with a constant frequency. In this case, the operation of the frequency error detector 42 is changed according to the standard of spectrum spreading allowed by the communication standard.
在如串行ATA这样,频谱扩展规定上限频率的向下扩展的情况下,频率误差检测器42比较接收信号(RS)的上限频率(UF)、与发送信号(TS)的平均频率(AF),根据比较结果输出频率调整信号(FCS),控制频率发生器43使得接收信号(RS)的上限频率(UF)、与发送信号(TS)的平均频率(AF)相一致。In the case of down-spreading of the specified upper limit frequency by spectrum spreading as in Serial ATA, the frequency error detector 42 compares the upper limit frequency (UF) of the received signal (RS) with the average frequency (AF) of the transmitted signal (TS) According to the comparison result, the frequency adjustment signal (FCS) is output, and the frequency generator 43 is controlled so that the upper limit frequency (UF) of the received signal (RS) is consistent with the average frequency (AF) of the transmitted signal (TS).
而在规定了频谱扩展的中心频率的情况下,频率误差检测器42比较接收信号(RS)的平均频率(AF)、和发送信号(TS)的平均频率(AF),根据比较结果输出频率调整信号(FCS),控制频率发生器43使得接收信号(RS)的平均频率(AF)、与发送信号(TS)的平均频率(AF)相一致。In the case where the center frequency of spectrum spreading is specified, the frequency error detector 42 compares the average frequency (AF) of the received signal (RS) with the average frequency (AF) of the transmitted signal (TS), and outputs a frequency adjustment based on the comparison result. The signal (FCS) controls the frequency generator 43 so that the average frequency (AF) of the received signal (RS) coincides with the average frequency (AF) of the transmitted signal (TS).
如果频率发生器43进行频谱扩展,发送信号(TS)就不是具有恒定频率的信号。此时,频率误差检测器42比较接收信号(RS)的平均频率(AF)、和发送信号(TS)的平均频率(AF),根据比较结果输出频率调整信号(FCS),控制频率发生器43使得接收信号(RS)的平均频率(AF)、与发送信号(TS)的平均频率(AF)相一致。此时也可以是比较接收信号(RS)的上限频率(UF)、下限频率(DF)、与发送信号(TS)的上限频率(UF)、下限频率(DF),使接收信号(RS)与发送信号(TS)的频谱扩展调制度相一致。If the frequency generator 43 performs spectrum spreading, the transmission signal (TS) is not a signal with a constant frequency. At this time, the frequency error detector 42 compares the average frequency (AF) of the received signal (RS) and the average frequency (AF) of the transmitted signal (TS), outputs a frequency adjustment signal (FCS) according to the comparison result, and controls the frequency generator 43 The average frequency (AF) of the received signal (RS) is made to match the average frequency (AF) of the transmitted signal (TS). At this time, it is also possible to compare the upper limit frequency (UF) and lower limit frequency (DF) of the received signal (RS) with the upper limit frequency (UF) and lower limit frequency (DF) of the transmitted signal (TS), so that the received signal (RS) and The spectrum spread modulation degree of the transmitted signal (TS) is consistent.
而且,显然在规定频谱扩展的下限频率的向上扩展(up spread)的情况下,也同样可以通过进行频率比较动作来实现通信。Furthermore, it is obvious that communication can also be realized by performing a frequency comparison operation in the case of specifying the up spread of the lower limit frequency of spectrum spreading.
进而,本实施例也能够通过频率发生器43接收SSC选择信号(SSS),使得当接收信号(RS)进行了频谱扩展时,则发送信号(TS)也进行频谱扩展等,从而依照主机2的发送模式来切换设备1的模式。Furthermore, the present embodiment can also receive the SSC selection signal (SSS) through the frequency generator 43, so that when the received signal (RS) has undergone spectral spreading, the transmitting signal (TS) has also undergone spectral spreading, etc., thereby according to the host 2 Send mode to switch the mode of device 1.
输入了该频率调整信号(FCS)的频率发生器43,通过利用该频率调整信号(FCS)变更分频数,变更并输出发送信号(TS)的频率。变更了频率的该发送信号(TS)被输入频率误差检测器42,再次与接收信号(RS)的频率进行比较。反复进行该动作直到比较结果纳入某个允许范围内为止。若比较结果纳入某个允许范围内,则频率调整信号(FCS)持续输出相同的值。接收信号(RS)与发送信号(TS)的频率调整的允许范围,在本实施例的传输信号自动调整收发装置中,需要设置为主机2能够识别设备1的输出信号(TX)的程度。The frequency generator 43 that receives the frequency adjustment signal (FCS) changes the frequency of the transmission signal (TS) by changing the frequency division number using the frequency adjustment signal (FCS). The transmission signal (TS) whose frequency has been changed is input to a frequency error detector 42, and is compared with the frequency of the reception signal (RS) again. This operation is repeated until the comparison result falls within a certain allowable range. If the comparison result falls within a certain allowable range, the frequency adjustment signal (FCS) will continuously output the same value. The allowable range of the frequency adjustment of the received signal (RS) and the transmitted signal (TS) needs to be set to the extent that the host 2 can recognize the output signal (TX) of the device 1 in the transmission signal automatic adjustment transceiver device of this embodiment.
结束了频率调整的设备1,由串行器44从发送信号(TS)中抽取发送数据(DR)作为设备1的输出信号(TX),输出至主机2。After the device 1 has finished frequency adjustment, the serializer 44 extracts the transmission data (DR) from the transmission signal (TS) as an output signal (TX) of the device 1 and outputs it to the host 2 .
接收到该TX的主机2,若检测出设备1的信号(S1905),则向设备1输出固定模式信号作为RX(S1906)。Upon receiving the TX, the host 2 detects the signal from the device 1 (S1905), and outputs a fixed pattern signal to the device 1 as RX (S1906).
接收到作为RX的固定模式信号的设备1,由同步建立单元11接收该固定模式信号(S1907),输出接收信号(RS)与同步建立信号(SCS)。此时,接收信号(RS)与发送信号(TS)的频率误差在建立通信的允许范围内。发送信号(TS)被输入数字信号生成器44,抽取发送数据(DR),向主机2输出设备1的输出信号(TX)作为通信数据(S1908)。The device 1 that has received the fixed mode signal as RX receives the fixed mode signal by the synchronization establishment unit 11 (S1907), and outputs a received signal (RS) and a synchronization establishment signal (SCS). At this time, the frequency error between the received signal (RS) and the transmitted signal (TS) is within the allowable range for establishing communication. The transmission signal (TS) is input to the digital signal generator 44, the transmission data (DR) is extracted, and the output signal (TX) of the device 1 is output to the host 2 as communication data (S1908).
接收到该通信数据TX的主机2,检测出信号(S1909),将主机2的通信数据作为RX发送至设备1(S1910)。由此,能够执行频谱扩展模式,实现主机2与设备1的双向通信。The host 2 having received the communication data TX detects the signal (S1909), and transmits the communication data of the host 2 to the device 1 as RX (S1910). In this way, the spread spectrum mode can be executed, and the two-way communication between the host 2 and the device 1 can be realized.
对于实施例2的具有传输信号自动调整功能的收发装置的动作例,以串行ATA(advanced technology attachment)1.0a所规定的通电序列为例进行说明。An example of the operation of the transmitting and receiving device having the transmission signal automatic adjustment function of the second embodiment will be described by taking the power-on sequence specified in Serial ATA (advanced technology attachment) 1.0a as an example.
图20表示串行ATA1.0a所规定的通电序列。主机(Host)与设备(Device),通过输出wake(COMRESET、COMINIT、COMWAKE)信号,双方相互进行识别来推进通电序列,直到转移到称为D10.2的状态。D10.2之后的状态转移,参照扩大图在以下进行说明。Figure 20 shows the power-on sequence specified by Serial ATA1.0a. The host (Host) and the device (Device) output wake (COMRESET, COMINIT, COMWAKE) signals, and both sides recognize each other to advance the power-on sequence until they transfer to the state called D10.2. The state transition after D10.2 is explained below with reference to the enlarged diagram.
(1)设备转移到D10.2,将D10.2信号输出至主机。(1) The device is transferred to D10.2, and the D10.2 signal is output to the host.
(2)主机若成功识别出设备所输出的D10.2信号,则自己也转移到D10.2。(2) If the host successfully recognizes the D10.2 signal output by the device, it will transfer to D10.2 itself.
(3)主机将D10.2信号输出至设备。(3) The host outputs the D10.2 signal to the device.
(4)设备若成功识别出主机的D10.2信号,则转移到Align,将Align信号输出至主机。(4) If the device successfully recognizes the D10.2 signal of the host, it will transfer to Align and output the Align signal to the host.
(5)主机若成功识别出设备输出的Align信号,便自己也转移到Align。(5) If the host successfully recognizes the Align signal output by the device, it will also transfer to Align itself.
(6)主机将Align信号输出至设备。(6) The host outputs the Align signal to the device.
(7)设备若成功识别出主机输出的Align信号,则转移到SYNC。(7) If the device successfully recognizes the Align signal output by the host, it will transfer to SYNC.
(8)设备将SYNC信号输出至主机。(8) The device outputs the SYNC signal to the host.
(9)主机若成功识别出设备输出的SYNC信号,则转移到SYNC。(9) If the host successfully recognizes the SYNC signal output by the device, it will transfer to SYNC.
此处,在(5)所示的状态转移中,为了主机识别设备输出的Align信号,Align信号的频率在没有进行频谱扩展的情况下,必须具有1.5GHz(±350ppm)的范围内的精度,在进行了频谱扩展的情况下,必须具有1.5GHz(+350ppm~-5000ppm)的范围内的精度。此时,主机输出的D10.2信号,在没有进行频谱扩展的情况下,具有1.5GHz(±350ppm)的范围内的精度,在进行了频谱扩展的情况下,具有1.5GHz(+350ppm~-5000ppm)的范围内的精度。Here, in the state transition shown in (5), in order for the host to recognize the Align signal output by the device, the frequency of the Align signal must have an accuracy within the range of 1.5GHz (±350ppm) without spectrum expansion. When spectrum spreading is performed, accuracy within the range of 1.5 GHz (+350 ppm to -5000 ppm) is required. At this time, the D10.2 signal output by the host has an accuracy within the range of 1.5GHz (±350ppm) without spectrum expansion, and has a precision of 1.5GHz (+350ppm~- Accuracy in the range of 5000ppm).
在图13所示的本实施例中的带传输信号自动调整功能的收发装置间,对于设备自身输出的Align信号的频率,在开始输出时输出了主机无法识别的频率精度的信号,也并未利用主机输出的D10.2信号进行频谱扩展,在这样的情况下,能够通过设备自身调整频率直至达到1.5GHz(±350ppm)的范围内的精度;在进行了频谱扩展的情况下,能够通过设备自身调整频率直至达到1.5GHz(+350ppm~-5000ppm)的范围内的精度。In the present embodiment shown in FIG. 13 , between the transceivers with the function of automatic adjustment of transmission signals, for the frequency of the Align signal output by the equipment itself, a signal with a frequency accuracy that the host cannot recognize was output at the beginning of output, and there was no Use the D10.2 signal output by the host to perform spectrum expansion. In this case, the frequency can be adjusted by the device itself until the accuracy within the range of 1.5GHz (±350ppm) is reached; Adjust the frequency by itself until the accuracy within the range of 1.5GHz (+350ppm~-5000ppm) is achieved.
以下,对于上述所示的状态转移,使用图20、图21、以及图13,说明主机、设备一起进行了扩展的情况的动作。Hereinafter, the operation in the case where the host and the device are both expanded will be described with reference to FIGS. 20 , 21 , and 13 for the state transitions described above.
图21表示图13所示的本实施例的带传输信号自动调整功能的收发装置,在串行ATA(advanced technology attachment)1.0a规定的通电序列下动作时的D10.2以后(图20的扩大部分)的序列。Fig. 21 shows the transceiving device with transmission signal automatic adjustment function of the present embodiment shown in Fig. 13, after D10.2 when operating under the power-on sequence specified by serial ATA (advanced technology attachment) 1.0a (extension of Fig. 20 part) sequence.
如图21所示,主机2在转移到D10.2后,将恒定同步信号(D10.2信号)输出至设备1(S2101)。接收到该恒定同步信号(D10.2信号)的设备1,由同步建立单元11从该恒定同步信号(D10.2信号)抽取时钟与数据,分别输出接收信号(RS)、同步建立信号(SCS)(S1202)。在频率误差检测器42中,在接受到同步建立信号(SCS)的信号检测器421,能够确认、识别是该恒定同步信号(D10.2信号)后,将通知成功进行了识别的检测结果输出至序列422。序列422通过该检测结果得知已经成功识别了D10.2,作为进行了同步建立而将设备从D10.2转移到Align,输出向误差检测调整器423通知开始频率误差检测的序列信号(SQS)(S2103)。As shown in FIG. 21 , the host 2 outputs a constant synchronization signal (D10.2 signal) to the device 1 after shifting to D10.2 (S2101). The device 1 that receives the constant synchronization signal (D10.2 signal) extracts the clock and data from the constant synchronization signal (D10.2 signal) by the synchronization establishment unit 11, and outputs the receiving signal (RS) and the synchronization establishment signal (SCS) respectively. ) (S1202). In the frequency error detector 42, after receiving the signal detector 421 of the synchronization establishment signal (SCS), it can confirm and identify that it is the constant synchronization signal (D10. to sequence 422. The sequence 422 knows that D10.2 has been successfully identified by the detection result, and the device is transferred from D10.2 to Align as synchronization is established, and the output is a sequence signal (SQS) that notifies the error detection regulator 423 to start frequency error detection (S2103).
在Align状态下,设备的发送信号(TS)必须具有1.5GHz(+350ppm~-5000ppm)的频率精度。因此,执行Align状态下的频率调整(S2104)。In the Align state, the transmit signal (TS) of the device must have a frequency accuracy of 1.5GHz (+350ppm~-5000ppm). Therefore, frequency adjustment in the Align state is performed (S2104).
首先,从主机输出的RX信号,具有1.5GHz~1.4925GHz的频率精度。而设备取为Fref=20MHz,频率发生器43的分频数取N=80+(0~-0.375)。此处,频率发生器43取为是通过使分频数N变化而使发送信号(TS)进行频谱扩展的分数分频式PLL。当前,发送信号(TS)的频率为1.6GHz~1.5925GHz。此时,接收信号(RS)的上限频率(UF)、平均频率(AF)、以及下限频率(DF)分别为UF=1.5GHz、AF=1.49625GHz、DF=1.4925GHz。而发送信号(TS)的上限频率(UF)、平均频率(AF)、以及下限频率(DF)分别为UF=1.6GHz、AF=1.59625GHz、DF=1.5925GHz。接收信号(RS)的平均频率(AF)与发送信号(TS)的平均频率(AF)的频率差为0.1GHz。First, the RX signal output from the host has a frequency accuracy of 1.5GHz to 1.4925GHz. And the equipment is taken as Fref=20MHz, and the frequency division number of the frequency generator 43 is taken as N=80+(0~-0.375). Here, the frequency generator 43 is assumed to be a fractional frequency division type PLL that spectrum-spreads the transmission signal (TS) by changing the frequency division number N. Currently, the frequency of the transmission signal (TS) is 1.6 GHz˜1.5925 GHz. At this time, the upper limit frequency (UF), average frequency (AF), and lower limit frequency (DF) of the received signal (RS) are UF=1.5GHz, AF=1.49625GHz, and DF=1.4925GHz, respectively. The upper limit frequency (UF), average frequency (AF), and lower limit frequency (DF) of the transmission signal (TS) are respectively UF=1.6GHz, AF=1.59625GHz, and DF=1.5925GHz. The frequency difference between the average frequency (AF) of the received signal (RS) and the average frequency (AF) of the transmitted signal (TS) is 0.1 GHz.
误差检测器4233,例如具有表,由表确定并输出在频率差为0.1GHz时输出的频率调整信号(FCS)。另外,显然误差检测器4233也可以使用基于表确定频率调整信号(FCS)的确定方法之外的其他方法。此处,当频率差为0.1GHz时,作为频率调整信号(FCS),输出-5。此时,频率发生器43,将频率调整信号(FCS)与分频数N相加,因此,相加后的分频数N变成N=75+(0~-0.375)。此时,发送信号(TS)的频率,变成1.5GHz~1.4925GHz,结束频率调整。The error detector 4233 has a table, for example, and outputs a frequency adjustment signal (FCS) output when the frequency difference is 0.1 GHz determined from the table. In addition, it is obvious that the error detector 4233 may also use other methods than the method of determining the frequency adjustment signal (FCS) based on a table. Here, when the frequency difference is 0.1 GHz, -5 is output as a frequency adjustment signal (FCS). At this time, the frequency generator 43 adds the frequency adjustment signal (FCS) to the frequency division number N, so the frequency division number N after the addition becomes N=75+(0˜-0.375). At this time, the frequency of the transmission signal (TS) becomes 1.5 GHz to 1.4925 GHz, and the frequency adjustment is completed.
接收到作为设备的发送信号的TX信号的主机,能够在TX信号频率变成1.5GHz~1.4925GHz的时刻识别设备的Align信号(S2105)。如果识别成功,主机也从D10.2转移到Align,将固定模式信号(Align信号)作为RX信号发送至设备(S2106)。The host that has received the TX signal as the transmission signal of the device can recognize the Align signal of the device when the frequency of the TX signal becomes 1.5 GHz to 1.4925 GHz (S2105). If the identification is successful, the host also transfers from D10.2 to Align, and sends the fixed mode signal (Align signal) to the device as an RX signal (S2106).
接收到该固定模式信号(Align信号)的设备1,由同步建立单元11从该固定模式信号(Align信号)抽取时钟与数据,分别输出接收信号(RS)、同步建立信号(SCS)。在频率误差检测器42中,在接受到同步建立信号(SCS)的信号检测器421,能够确认、识别是该固定模式信号(Align信号)后,将通知成功进行了识别的检测结果输出至序列422。序列422通过该检测结果得知已经成功识别了D10.2,作为进行了同步建立而将设备1从Align转移到SYNC(S2107),输出向误差检测调整器423通知开始频率误差检测的序列信号(SQS)。根据该序列信号(SQS),误差检测调整器423,既可以结束接收信号(RS)与发送信号(TS)的频率比较动作,也可以原样持续接收信号(RS)与发送信号(TS)的频率比较动作。The device 1 that receives the fixed mode signal (Align signal) extracts the clock and data from the fixed mode signal (Align signal) by the synchronization establishment unit 11, and outputs the received signal (RS) and the synchronization establishment signal (SCS) respectively. In the frequency error detector 42, after receiving the signal detector 421 of the synchronization establishment signal (SCS), the signal detector 421 can confirm and identify the fixed pattern signal (Align signal), and then output the detection result to notify that the identification has been successfully performed to the sequencer. 422. Sequence 422 knows that D10.2 has been successfully identified by the detection result, and device 1 is transferred from Align to SYNC (S2107) as synchronization is established, and output is a sequence signal ( SQS). According to the sequence signal (SQS), the error detection adjuster 423 can either end the frequency comparison operation of the received signal (RS) and the transmitted signal (TS), or continue the frequency comparison between the received signal (RS) and the transmitted signal (TS). Compare actions.
已转移到SYNC状态的设备1,作输出通信数据(SYNC信号)为TX信号(S2108)。The device 1 that has shifted to the SYNC state outputs communication data (SYNC signal) as a TX signal (S2108).
主机2若成功识别出该通信数据(SYNC信号),便从Align转移到SYNC(S2109),输出通信数据(SYNC信号)(S2110)。If the host computer 2 successfully recognizes the communication data (SYNC signal), it transfers from Align to SYNC (S2109), and outputs the communication data (SYNC signal) (S2110).
在实施例2中,与实施例1同样地,能够不安装晶体等高价的振荡器,而安装陶瓷谐振器等廉价的振荡器,能够实现具有传输信号自动调整功能的收发装置的价格的降低。In Example 2, as in Example 1, an inexpensive oscillator such as a ceramic resonator can be installed instead of an expensive oscillator such as a crystal, and the price of a transmission/reception device having a transmission signal automatic adjustment function can be reduced.
此外,设备的频率发生器的输出,不受包含在收发信号中的噪声的影响,可以提供具有能够容易地应对噪声标准严格的高速传输的通信功能的、廉价的半导体集成电路器件。In addition, the output of the frequency generator of the device is not affected by noise contained in the transmission and reception signals, and an inexpensive semiconductor integrated circuit device can be provided that has a communication function for high-speed transmission that can easily cope with strict noise standards.
进而,在实施例2中,能够实现主机与设备双方都支持频谱扩展模式的通信。由此,能够实现具有成功降低了从设备发生的不需要的辐射(EMI)的传输信号自动调整功能的收发装置。Furthermore, in Embodiment 2, it is possible to realize communication in which both the host and the device support the spectrum spread mode. Accordingly, it is possible to realize a transmission and reception device having a transmission signal automatic adjustment function that successfully reduces unnecessary radiation (EMI) generated from the slave device.
【实施例3】[Example 3]
接着,通过图22对具有本发明的传输信号自动调整功能的收发装置的实施例3进行说明。Next, Embodiment 3 of the transmission and reception device having the transmission signal automatic adjustment function of the present invention will be described with reference to FIG. 22 .
实施例3是实施例1的变形例。即,在实施例1中,作为基准信号生成源使用了振荡器3,而在实施例3中,代替振荡器而使用VCO15和基准电压生成电路(BGR)16来生成基准信号。通过将能够生成由BGR16生成的控制电压(VB)控制了频率的输出信号的VCO15安装于设备1内,可以在设备1内部生成基准信号(Fref)。显然,这也可以作为实施例2的变形例采用。另外,主机2的收发装置(省略图示),例如构成为根据由晶体振荡器生成的高精度的基准信号进行动作。Example 3 is a modified example of Example 1. That is, in the first embodiment, the oscillator 3 is used as the reference signal generating source, but in the third embodiment, the reference signal is generated using the VCO 15 and the reference voltage generating circuit (BGR) 16 instead of the oscillator. The reference signal (Fref) can be generated inside the device 1 by incorporating in the device 1 the VCO 15 capable of generating an output signal whose frequency is controlled by the control voltage (VB) generated by the BGR 16 . Obviously, this can also be adopted as a modified example of Embodiment 2. In addition, the transmission and reception device (not shown) of the host computer 2 is configured to operate based on a high-precision reference signal generated by a crystal oscillator, for example.
另外,作为在本实施例中使用的基准电压生成电路16的结构例,例如,可以使用非专利文献1所公开的结构。In addition, as a configuration example of the reference voltage generating circuit 16 used in this embodiment, for example, the configuration disclosed in Non-Patent Document 1 can be used.
实施例3的动作,除了代替振荡器而使用VCO15和基准电压生成电路(BGR)16生成基准信号这一点之外,与实施例1相同,故而省略说明。The operation of the third embodiment is the same as that of the first embodiment except that the VCO 15 and the reference voltage generating circuit (BGR) 16 are used instead of the oscillator to generate the reference signal, and therefore description thereof will be omitted.
【实施例4】【Example 4】
接着,通过图23对作为本发明的收发装置的实施例4进行说明。该实施例4,是使用了具有实施例1、实施例2、以及实施例3所记载的传输信号自动调整功能的接口装置的通信系统的例子。Next, Embodiment 4 which is a transmission and reception device of the present invention will be described with reference to FIG. 23 . Embodiment 4 is an example of a communication system using an interface device having the transmission signal automatic adjustment function described in Embodiment 1, Embodiment 2, and Embodiment 3.
本通信系统,包括主机2、构成接口装置的半导体集成电路器件7、拾波器(pick up)6、介质5、以及振荡器3。另外,在适用实施例3的情况下,不需要振荡器3。主机2的收发装置(图示省略),例如构成为根据由晶体振荡器生成的高精度的基准信号进行动作。This communication system includes a host 2, a semiconductor integrated circuit device 7 constituting an interface device, a pickup 6, a medium 5, and an oscillator 3. In addition, when the third embodiment is applied, the oscillator 3 is unnecessary. The transmission and reception device (not shown) of the host computer 2 is configured to operate based on a high-precision reference signal generated by a crystal oscillator, for example.
半导体集成电路器件7,包括设备1和DVD等的记录再现单元8。设备1可以适用实施例1、实施例2、或者实施例3的设备。The semiconductor integrated circuit device 7 includes the recording and reproducing unit 8 of the device 1 and DVD or the like. Device 1 may be applicable to the devices of Embodiment 1, Embodiment 2, or Embodiment 3.
记录再现单元8,包括记录用逻辑电路81、PLL82、再现用逻辑电路83、以及信号处理电路84。The recording/playback unit 8 includes a recording logic circuit 81 , a PLL 82 , a playback logic circuit 83 , and a signal processing circuit 84 .
从主机2发送的通信数据TX被输入设备1,作为数据DT被输入记录再现单元8。通过利用PLL82生成的时钟信号进行动作的记录用逻辑电路81,来处理输入至记录再现单元8的数据DT,作为记录数据输出至拾波器6,记录在介质5中。The communication data TX transmitted from the host computer 2 is input to the device 1, and is input to the recording/reproducing unit 8 as data DT. The data DT input to the recording/reproducing unit 8 is processed by the recording logic circuit 81 operated by a clock signal generated by the PLL 82 , output to the pickup 6 as recording data, and recorded on the medium 5 .
而从介质5所读出的读出数据,经由拾波器6被输入记录再现单元8。该读出数据在信号处理电路84与再现用逻辑电路83中进行处理,作为数据DR输出至设备1。设备1通过将数据DR作为发送信号RX发送至主机2而实现了主机2与设备1的双向通信。此处,对于设备1,通过将实施例1、实施例2的具有传输信号自动调整功能的收发装置适用于接口装置,振荡器3能够使用廉价的振荡器。或者,通过将实施例3的具有传输信号自动调整功能的收发装置适用于接口装置,能够不使用振荡器,实现可以进行与主机之间的双向通信的收发装置。由此,能够实现提供廉价的收发装置。On the other hand, the read data read from the medium 5 is input to the recording and reproducing unit 8 via the pickup 6 . The read data is processed in the signal processing circuit 84 and the playback logic circuit 83, and output to the device 1 as data DR. The device 1 realizes the two-way communication between the host 2 and the device 1 by sending the data DR to the host 2 as the transmission signal RX. Here, as for the device 1, by applying the transmitting and receiving devices having the transmission signal automatic adjustment function of the first and second embodiments to the interface device, an inexpensive oscillator can be used as the oscillator 3 . Alternatively, by applying the transmission and reception device having the transmission signal automatic adjustment function of the third embodiment to the interface device, it is possible to realize a transmission and reception device capable of bidirectional communication with a host without using an oscillator. Accordingly, it is possible to provide an inexpensive transmission and reception device.
另外,本发明的半导体集成电路器件7,例如能够广泛地应用于汽车的导航系统中主机与车载系统之间的接口装置等进行与主机之间的双向通信的设备。In addition, the semiconductor integrated circuit device 7 of the present invention can be widely used, for example, as an interface device between a host computer and an in-vehicle system in a car navigation system, and other devices that perform two-way communication with the host computer.
根据以上各实施例,设备的基准信号生成源,由于制造离差、温度变动、老化而产生频率的离差,即使该离差范围超出了建立通信所需要的保证范围,也能够检测出主机的输出信号,设备自行调整输出频率而建立通信。结果是能够向市场提供使用了廉价的振荡器作为基准信号生成源、通用性强的半导体集成电路器件。According to the above embodiments, the reference signal generation source of the device produces frequency dispersion due to manufacturing dispersion, temperature fluctuation, and aging. Even if the dispersion range exceeds the guaranteed range required for establishing communication, the host’s Output signal, the device adjusts the output frequency by itself to establish communication. As a result, a highly versatile semiconductor integrated circuit device using an inexpensive oscillator as a reference signal generation source can be provided to the market.
【实施例5】【Example 5】
接着,通过图25~图35对本发明的具有传输信号自动调整功能的通信系统的实施例5进行说明。Next, Embodiment 5 of a communication system having a transmission signal automatic adjustment function according to the present invention will be described with reference to FIGS. 25 to 35 .
图25是用于说明构成本实施例5的通信系统的整体结构的框图。FIG. 25 is a block diagram illustrating the overall configuration of a communication system constituting the fifth embodiment.
本实施方式的通信系统,包括主机2、设备4、以及振荡器3,其中,该主机2向设备4输出RX,从设备4接收TX;该设备4从主机2接收RX,输出接收数据DT,接收发送数据DR,向主机2发送TX;该振荡器3向设备4输入基准信号(Fref),由包括遵循串行ATA标准等进行的频谱扩展(SSC)等的收发信号频率不固定的情况的收发装置构成。The communication system of this embodiment includes a host 2, a device 4, and an oscillator 3, wherein the host 2 outputs RX to the device 4, and receives TX from the device 4; the device 4 receives RX from the host 2, and outputs received data DT, Receive and send data DR, and send TX to the host 2; the oscillator 3 inputs a reference signal (Fref) to the device 4, and the frequency of the sending and receiving signal is not fixed, including spectrum spread (SSC) performed in accordance with the Serial ATA standard, etc. Transceiver configuration.
设备4包括同步建立单元11、频率误差检测器(FDD)45、频率发生器(SYNS)43、以及数字信号生成器(DSG)44,其中,该同步建立单元11,输入设备4接收到的RX,从RX抽取时钟和数据,分别作为接收信号(RS)、同步建立信号(SCS),进而输出接收数据(DT);该频率误差检测器(FDD)45,输入该接收信号(RS)、同步建立信号(SCS)、基准信号(Fref)与发送信号(TS),检测该接收信号(RS)、发送信号(SCS)的频率差与调制度差,输出频率调整信号(FCS)、SSC选择信号(SSS)、以及调制度调整信号(MCS);该频率发生器(SYNS)43,输入该频率调整信号(FCS)、SSC选择信号(SSS)、调制度调整信号(MCS)、以及基准信号(Fref),输出由该SSC选择信号(SSS)确定有无频率扩展(SSC)、由该调制度调整信号(MCS)确定调制度、由该频率调整信号(FCS)和基准信号(Fref)确定频率的发送信号(TS)的发送信号(TS);该数字信号生成器(DSG)44输入该发送信号(TS)和该发送数据(DR),输出该TX。本实施方式的设备,其特征也在于包括同步建立单元11、频率误差检测器45的同步控制单元和频率发生器43。Device 4 comprises synchronous establishment unit 11, frequency error detector (FDD) 45, frequency generator (SYNS) 43, and digital signal generator (DSG) 44, wherein, this synchronous establishment unit 11, the RX that input equipment 4 receives , extract the clock and data from RX, respectively as the receiving signal (RS), synchronization establishment signal (SCS), and then output the receiving data (DT); the frequency error detector (FDD) 45 inputs the receiving signal (RS), synchronization Establish the signal (SCS), reference signal (Fref) and transmission signal (TS), detect the frequency difference and modulation degree difference of the reception signal (RS), transmission signal (SCS), and output the frequency adjustment signal (FCS), SSC selection signal (SSS), and the modulation degree adjustment signal (MCS); the frequency generator (SYNS) 43 inputs the frequency adjustment signal (FCS), the SSC selection signal (SSS), the modulation degree adjustment signal (MCS), and the reference signal ( Fref), the output is determined by the SSC selection signal (SSS) with or without frequency extension (SSC), the modulation degree is determined by the modulation degree adjustment signal (MCS), and the frequency is determined by the frequency adjustment signal (FCS) and the reference signal (Fref) The digital signal generator (DSG) 44 inputs the transmission signal (TS) and the transmission data (DR), and outputs the TX. The device of this embodiment is also characterized in that it includes a synchronization establishment unit 11 , a synchronization control unit of a frequency error detector 45 and a frequency generator 43 .
图26表示本实施方式的设备的频率误差检测器45的结构例。频率误差检测器45,包括信号检测器421、序列发生器422、以及误差检测调整器453。信号检测器421,根据同步建立信号(SCS)的输入检测数据,将检测结果输出至序列发生器422。输入了检测结果的序列发生器422,向频率误差调整器453输出作为用于通知频率误差检测序列的信号的序列信号(SQS)。FIG. 26 shows a configuration example of the frequency error detector 45 of the device of this embodiment. The frequency error detector 45 includes a signal detector 421 , a sequence generator 422 , and an error detection regulator 453 . The signal detector 421 outputs the detection result to the sequence generator 422 according to the input detection data of the synchronization establishment signal (SCS). The sequence generator 422 having received the detection result outputs a sequence signal (SQS) as a signal for notifying the frequency error detection sequence to the frequency error adjuster 453 .
频率误差调整器453,比较接收信号(RS)的上限频率(UF)和下限频率(DF),判断是否进行了频谱扩展,将判断结果作为SSC选择信号(SSS)输出。The frequency error adjuster 453 compares the upper limit frequency (UF) and the lower limit frequency (DF) of the received signal (RS), judges whether spectrum spreading is performed, and outputs the judgment result as an SSC selection signal (SSS).
并且,检测接收信号(RS)与发送信号(TS)的频率误差,根据检测结果检测频率调整信号(FCS)、接收信号(RS)与发送信号(TS)的频谱扩展调制度的差,作为调制度调整信号(MCS)输出。And, the frequency error between the received signal (RS) and the transmitted signal (TS) is detected, and the difference between the frequency adjustment signal (FCS), the spectrum spread modulation degree of the received signal (RS) and the transmitted signal (TS) is detected according to the detection result, as the modulation System adjustment signal (MCS) output.
频率发生器(SYNS)43,为与图6所示的频率发生器(SYNS)13大致同样的结构。图27表示频率发生器(SYNS)43的可变分频器(1/N)134的结构例。在本实施例中,向可变分频器(1/N)的波形生成单元1346输入频率调整信号(FCS)、SSC选择信号(SSS)、以及调制度调整信号(MCS)。频率发生器(SYNS)43是能够实现分数分频的PLL,能够通过由波形生成单元1346依照SSC选择信号(SSS)输出三角波等调制波,而对发送信号(TS)进行频谱扩展。而且,在调制度调整信号(MCS)大时使设备的调制度Xp变大,在调制度调整信号(MCS)小时使设备的调制度Xp变小。The frequency generator (SYNS) 43 has substantially the same configuration as the frequency generator (SYNS) 13 shown in FIG. 6 . FIG. 27 shows a configuration example of the variable frequency divider (1/N) 134 of the frequency generator (SYNS) 43 . In this embodiment, a frequency adjustment signal (FCS), an SSC selection signal (SSS), and a modulation factor adjustment signal (MCS) are input to the waveform generation unit 1346 of the variable frequency divider (1/N). The frequency generator (SYNS) 43 is a PLL capable of fractional frequency division, and can spectrum-spread the transmission signal (TS) by outputting a modulated wave such as a triangle wave from the waveform generator 1346 according to the SSC selection signal (SSS). Then, the modulation degree Xp of the device is increased when the modulation degree adjustment signal (MCS) is large, and the modulation degree Xp of the device is decreased when the modulation degree adjustment signal (MCS) is small.
如此,在本实施方式中,在通电序列中,在设备的SSC调制度(Xp)与主机的SSC调制度(Xc)不一致时,利用调制度调整信号(MCS)使设备的SSC调制度(Xp)对应于主机的SSC调制度(Xc)进行变更后再发送信号。Thus, in this embodiment, in the power-on sequence, when the SSC modulation degree (Xp) of the device does not match the SSC modulation degree (Xc) of the host, the SSC modulation degree (Xp) of the device is adjusted using the modulation degree adjustment signal (MCS). ) is changed according to the SSC modulation degree (Xc) of the host and then the signal is sent.
接着,通过图28A说明HOST信号的频谱扩展(SSC)模式检测处理,通过图28B说明调制度调整处理的概念。Next, the spectrum spread (SSC) mode detection process of the HOST signal will be described with reference to FIG. 28A, and the concept of the modulation factor adjustment process will be described with reference to FIG. 28B.
图28A表示作为接收频率检测器的输出信号的上限频率(UF)、下限频率(DF)与主机的SSC调制度(Xc)的关系。在HOST信号的频谱扩展(SSC)模式检测处理中,在频率的计数值Nc的最大值Ncmax(=UF)与最小值Ncmin(=DF)的差大于或等于预定值B时,检测为HOST信号处于频谱扩展(SSC)模式。反之,在Ncmax与Ncmin的差小于预定值B时,检测为HOST信号不是SSC模式。此时的比较时间(Tc)根据基准信号(Fref)生成。FIG. 28A shows the relationship between the upper limit frequency (UF) and the lower limit frequency (DF) of the output signal of the reception frequency detector, and the degree of SSC modulation (Xc) of the host. In the spectrum spread (SSC) mode detection process of the HOST signal, when the difference between the maximum value Ncmax (=UF) and the minimum value Ncmin (=DF) of the count value Nc of the frequency is greater than or equal to the predetermined value B, the HOST signal is detected In Spectrum Spread (SSC) mode. Conversely, when the difference between Ncmax and Ncmin is smaller than the predetermined value B, it is detected that the HOST signal is not in the SSC mode. The comparison time (Tc) at this time is generated based on the reference signal (Fref).
当利用序列信号(SQS),明确了是频率误差检测序列时,为了观察主机的SSC调制度(Xc)与设备的SSC调制度(Xp)的关系,通过图28B所示的调制度调整处理,对于接收信号(RS)与发送信号(TS)的上限频率UF(Fcmax,Fpmax)与下限频率DF(Fcmin,Fpmin),分别比较标准值(Spec)的上、下限频率。在比较的结果(T-R)超出了允许范围时,输出频率调整信号(FCS),使设备的SSC调制度(Xp)变小,取为允许范围内的大小。而在利用序列信号(SQS),明确了不是频率误差检测序列时,不进行接收信号(RS)与发送信号(TS)的频率的比较。When the sequence signal (SQS) is used to determine the frequency error detection sequence, in order to observe the relationship between the SSC modulation degree (Xc) of the host and the SSC modulation degree (Xp) of the device, through the modulation degree adjustment process shown in Figure 28B, For the upper limit frequency UF (Fcmax, Fpmax) and the lower limit frequency DF (Fcmin, Fpmin) of the received signal (RS) and the transmitted signal (TS), compare the upper and lower limit frequencies of the standard value (Spec) respectively. When the comparison result (T-R) exceeds the allowable range, output the frequency adjustment signal (FCS) to make the SSC modulation degree (Xp) of the device smaller, and take it as a size within the allowable range. On the other hand, when it is confirmed by the sequence signal (SQS) that it is not a frequency error detection sequence, the frequencies of the received signal (RS) and the transmitted signal (TS) are not compared.
此处,为了与本实施例进行比较,通过图36(图36A、图36B),说明以往方式的HOST信号的频谱扩展(SSC)模式检测处理、和主机与设备之间的通信处理的概念。Here, for comparison with the present embodiment, concepts of spectrum spread (SSC) pattern detection processing of a conventional HOST signal and communication processing between a host and a device will be described with reference to FIG. 36 ( FIG. 36A , FIG. 36B ).
以往方式也是如图36A所示那样,在HOST信号的频谱扩展(SSC)模式检测处理中,通过频率的计数值Nc的最大值Ncmax与最小值Ncmin的差是否大于或等于预定值B,来检测HOST信号是否处于频谱扩展(SSC)模式。不过,在以往方式中,即使在HOST信号处于频谱扩展(SSC)模式的情况下,也没有进行设备的SSC调制度(Xp)的调整。但是,主机的SSC调制度(Xc),随市场销售的每种商品的不同而标准(spec)各异,没有被统一。相对于此,如果只看某个商品,该设备的SSC调制度(Xp)是固定的。结果是如图36B所示,根据主机的SSC调制度(Xc),可能导致相互进行通信的设备的SSC调制度(Xp)超出标准(Spec)的范围,变成违反标准。The conventional method is also as shown in FIG. 36A. In the spectrum spread (SSC) mode detection process of the HOST signal, whether the difference between the maximum value Ncmax and the minimum value Ncmin of the frequency count value Nc is greater than or equal to the predetermined value B is used to detect Whether the HOST signal is in Spectrum Spread (SSC) mode. However, in the conventional method, even when the HOST signal is in the spectrum spread (SSC) mode, the adjustment of the SSC modulation degree (Xp) of the device is not performed. However, the SSC modulation factor (Xc) of the main unit has different standards (spec) depending on the products sold in the market, and is not unified. In contrast, if you only look at a certain product, the SSC modulation degree (Xp) of the device is fixed. As a result, as shown in FIG. 36B , depending on the SSC modulation degree (Xc) of the host, the SSC modulation degree (Xp) of the devices communicating with each other may exceed the range of the standard (Spec), and become a violation of the standard.
在本实施例中,在利用序列信号(SQS),明确了是频率误差检测序列时,通过调制度调整处理,检测有无标准(Spec)的不一致,在标准不一致时,使设备的SSC调制度(Xp)符合主机的SSC调制度(Xc),因此不会产生这样的问题。In this embodiment, when the sequence signal (SQS) is used to determine that it is a frequency error detection sequence, the modulation degree adjustment process is used to detect whether there is any inconsistency in the standard (Spec), and when the standard is inconsistent, the SSC modulation degree of the equipment (Xp) conforms to the SSC modulation degree (Xc) of the host machine, so there is no such problem.
另外,在本实施例中,在利用序列信号(SQS),明确了不是频率误差检测序列时,在该序列为用于确定如通电序列这样的建立通信的序列的情况下,为了优先建立通信,也可以将调制度调整信号(MCS)相对于通信标准设定得小。例如,在串行ATA中,发送信号的SSC调制度(Xp)为最大的5000ppm,而在通电序列中,也可以特意将SSC调制度(Xp)减小至3000ppm左右,可靠地进行建立通信的设定。In addition, in this embodiment, when it is clarified by the sequence signal (SQS) that it is not the frequency error detection sequence, if this sequence is a sequence for establishing communication such as a power-on sequence, in order to establish communication with priority, It is also possible to set the modulation degree adjustment signal (MCS) to be smaller than the communication standard. For example, in Serial ATA, the SSC modulation degree (Xp) of the transmission signal is a maximum of 5000ppm, but in the power-on sequence, the SSC modulation degree (Xp) can also be deliberately reduced to about 3000ppm to establish communication reliably. set up.
图29表示调制度调整处理的其他例子。即,也可以在利用序列信号(SQS),明确了是频率误差检测序列时,在该序列为通信建立后的序列的情况下,为了使在上述通电序列中临时设定得小的发送信号的调制度(Xp),在建立了通信的状态下渐渐变大,如图29所示,通过通信中的例程将设备的SSC调制度(Xp)渐渐扩大,始终检测接收信号(RS)与发送信号(TS)的上限频率(UF)与下限频率(DF),使之在标准(Spec)的范围内成为最大限度的大小。例如,也可以在串行ATA中,如上述那样,在初始的通电序列中,在将发送信号的SSC调制度(Xp0)取为3000ppm,建立了通信后,逐渐使该调制度变大,直至将调制度(=Xpmax)变大到标准(Spec)内最大的5000ppm为止。FIG. 29 shows another example of modulation degree adjustment processing. That is, when the sequence signal (SQS) is used to clarify the frequency error detection sequence, if the sequence is the sequence after the communication is established, in order to temporarily set the small transmission signal in the above-mentioned power-on sequence The modulation degree (Xp) gradually increases when the communication is established. As shown in Figure 29, the SSC modulation degree (Xp) of the device is gradually expanded through the communication routine, and the receiving signal (RS) and the sending signal are always detected. The upper limit frequency (UF) and lower limit frequency (DF) of the signal (TS) make it the maximum size within the range of the standard (Spec). For example, in Serial ATA, as described above, in the initial power-on sequence, the SSC modulation degree (Xp0) of the transmission signal is set to 3000ppm, and after communication is established, the modulation degree can be gradually increased until Increase the degree of modulation (=Xpmax) to a maximum of 5000ppm within the standard (Spec).
接着,图30表示本实施方式的频率误差调整器453的结构例。频率误差调整器453,包括发送信号频率检测器(TFD)4531、接收信号频率检测器(RFD)4532、以及误差检测电路(DD)4533。在利用序列信号(SQS),明确了是频率误差检测序列时,通过发送信号频率检测器(TFD)4531和接收信号频率检测器(RFD)4532,分别对发送信号(TS)和接收信号(RS)的脉冲进行计数,检测各自的上限频率(UF)和下限频率(DF)。此时的计数时间根据基准信号(Fref)生成。进而,根据接收信号频率检测器(RFD)4532,检测出接收信号(RS)的频谱扩展模式,作为SSC模式判断信号(SSD)输出至误差检测电路(DD)4533。输入了该上限频率(UF)、该下限频率(DF)、以及该SSC模式判断信号(SSD)的误差检测电路(DD)4533,将该SSC模式判断信号(SSD)作为SSC选择信号(SSS)输出。进而,比较发送信号(TS)与接收信号(RS)的上限频率,将比较结果作为频率调整信号(FCS)输出。并且,比较发送信号(TS)的上限频率与下限频率的差、即发送信号的调制度,与接收信号(RS)的上限频率与下限频率的差、即接收信号的调制度,将比较结果作为调制度调整信号(MCS)输出。Next, FIG. 30 shows a configuration example of the frequency error adjuster 453 of this embodiment. The frequency error regulator 453 includes a transmit signal frequency detector (TFD) 4531 , a receive signal frequency detector (RFD) 4532 , and an error detection circuit (DD) 4533 . When the sequence signal (SQS) is used to determine the frequency error detection sequence, the transmitted signal (TS) and received signal (RS) are detected by the transmitted signal frequency detector (TFD) 4531 and received signal frequency detector (RFD) 4532 respectively ) pulses are counted, and the respective upper limit frequency (UF) and lower limit frequency (DF) are detected. The count time at this time is generated based on the reference signal (Fref). Furthermore, the spectrum spread mode of the received signal (RS) is detected by the received signal frequency detector (RFD) 4532, and is output to the error detection circuit (DD) 4533 as an SSC mode determination signal (SSD). The error detection circuit (DD) 4533 that has input the upper limit frequency (UF), the lower limit frequency (DF), and the SSC mode determination signal (SSD) uses the SSC mode determination signal (SSD) as the SSC selection signal (SSS) output. Furthermore, the upper limit frequency of the transmission signal (TS) and the reception signal (RS) is compared, and the comparison result is output as a frequency adjustment signal (FCS). And, compare the difference between the upper limit frequency and the lower limit frequency of the transmission signal (TS), that is, the modulation degree of the transmission signal, and the difference between the upper limit frequency and the lower limit frequency of the reception signal (RS), that is, the modulation degree of the reception signal, and use the comparison result as Modulation adjustment signal (MCS) output.
图31表示接收信号频率检测器(RFD)4532的结构例。接收信号频率检测器(RFD)4532包括测量时间生成器45321、SSC模式检测器45322。测量时间生成器45321,输入基准信号(Fref),生成计数时间(Tc),输出至SSC模式检测器45322。计数时间(Tc)也可以是对基准信号(Fref)进行分频而生成。输入了序列信号(SQS)、接收信号(RS)、以及该计数时间(Tc)的SSC模式检测器45322,输出上限频率(UF)、下限频率(DF)、以及SSC模式判断信号(SSD)。FIG. 31 shows a configuration example of a received signal frequency detector (RFD) 4532 . Received signal frequency detector (RFD) 4532 includes measurement time generator 45321 , SSC mode detector 45322 . The measurement time generator 45321 receives a reference signal (Fref), generates a count time (Tc), and outputs it to the SSC pattern detector 45322 . The count time (Tc) may be generated by dividing the frequency of the reference signal (Fref). The SSC mode detector 45322, which receives the sequence signal (SQS), the reception signal (RS), and the count time (Tc), outputs an upper limit frequency (UF), a lower limit frequency (DF), and an SSC mode judgment signal (SSD).
图32表示发送信号频率检测器(TFD)4531的结构例。发送信号频率检测器(TFD)4531包括测量时间生成器45311、SSC模式检测器45312。测量时间生成器45311,输入基准信号(Fref),生成计数时间(Tc),输出至SSC模式检测器45312。计数时间也可以是对基准信号(Fref)进行分频而生成。输入了序列信号(SQS)、发送信号(TS)、以及该计数时间(Tc)的SSC模式检测器45312,输出上限频率(UF)、下限频率(DF)、以及SSC模式判断信号(SSD)。FIG. 32 shows a configuration example of a transmission signal frequency detector (TFD) 4531 . The transmit signal frequency detector (TFD) 4531 includes a measurement time generator 45311 and an SSC mode detector 45312 . The measurement time generator 45311 receives a reference signal (Fref), generates a count time (Tc), and outputs it to the SSC pattern detector 45312 . The count time can also be generated by dividing the frequency of the reference signal (Fref). The SSC mode detector 45312, which receives the sequence signal (SQS), transmission signal (TS), and the count time (Tc), outputs an upper limit frequency (UF), a lower limit frequency (DF), and an SSC mode judgment signal (SSD).
本实施方式的设备4的频率发生器(SYNS)43的结构例,与图6所示的频率发生器(SYNS)13相同。频率发生器(SYNS)43是能够实现分数分频的PLL,能够通过从用于可变分频器134的波形生成单元1346输出三角波等调制波,而对发送信号(TS)进行频谱扩展。The configuration example of the frequency generator (SYNS) 43 of the device 4 of this embodiment is the same as that of the frequency generator (SYNS) 13 shown in FIG. 6 . Frequency generator (SYNS) 43 is a PLL capable of fractional frequency division, and can spectrum-spread transmission signal (TS) by outputting modulated waves such as triangular waves from waveform generator 1346 for variable frequency divider 134 .
图33表示本实施方式的主机2与设备4的收发装置之间从通电和节电状态复原时的复原序列的例子。FIG. 33 shows an example of a recovery sequence between the host computer 2 and the transmission and reception devices of the device 4 in this embodiment when recovery from the power-on and power-saving states is performed.
从主机2向设备4发送作为RX的恒定同步信号(S3101)。设备4接收作为RX发送来的该恒定同步信号,由同步建立单元11输出接收信号(RS)、同步建立信号(SCS)(S3102)。输入了该接收信号(RS)、同步建立信号(SCS)的频率误差检测器45,检测该接收信号(RS)的上限频率(UF)和下限频率(DF),输出作为判断了有无频谱扩展的信号的SSC模式判断信号(SSD)。A constant synchronization signal as RX is sent from the host 2 to the device 4 (S3101). The device 4 receives the constant synchronization signal transmitted as RX, and the synchronization establishment unit 11 outputs a reception signal (RS) and a synchronization establishment signal (SCS) (S3102). The frequency error detector 45 that has input this received signal (RS) and the synchronous establishment signal (SCS) detects the upper limit frequency (UF) and the lower limit frequency (DF) of this received signal (RS), and outputs the frequency error detector 45 as judged whether there is spectrum spreading or not. The signal of the SSC mode judgment signal (SSD).
在该接收信号(RS)没有进行频率扩展时,检测该接收信号(RS)的上限频率(UF)与下限频率(DF),作为判断了有无频谱扩展的信号的SSC模式判断信号(SSD)输出Low。此时,频率发生器43以不进行频谱扩展的模式输出发送信号(TS)。输入了该没有进行频谱扩展的发送信号(TS)、同样没有进行频谱扩展的接收信号(RS)的该频率误差检测器45,检测发送信号(TS)和接收信号(RS)的频率,将频率调整信号(FCS)输出至该频率发生器43以调整频率误差(S3103)。输入了该频率调整信号(FCS)的频率发生器43,根据频率调整信号(FCS)调整并输出该发送信号(TS)的频率。设备4如上述那样,将调整发送信号(TS)的频率以使其纳入通信标准内的TX输出至主机2(S3104)。When the received signal (RS) is not frequency spread, detect the upper limit frequency (UF) and lower limit frequency (DF) of the received signal (RS) as the SSC mode judgment signal (SSD) of the signal with or without spectrum spread Output Low. At this time, the frequency generator 43 outputs a transmission signal (TS) in a mode in which spectrum spreading is not performed. The frequency error detector 45, which receives the transmission signal (TS) without spectrum spreading and the reception signal (RS) without spectrum spread, detects the frequencies of the transmission signal (TS) and the reception signal (RS), and converts the frequency The adjustment signal (FCS) is output to the frequency generator 43 to adjust the frequency error (S3103). The frequency generator 43, which receives the frequency adjustment signal (FCS), adjusts and outputs the frequency of the transmission signal (TS) based on the frequency adjustment signal (FCS). The device 4 outputs, to the host 2 , the frequency of the transmission signal (TS) TX adjusted so as to be within the communication standard as described above ( S3104 ).
而在该接收信号(RS)进行了频谱扩展时,检测该接收信号(RS)的上限频率(UF)与下限频率(DF),由于该上限频率(UF)与下限频率(DF)存在差,因此,判断了有无频谱扩展的信号的SSC模式判断信号(SSD)作为High进行输出。而且,调制度调整信号(MCS)被设定为相对于通信标准具有足够的调整空间的某个值。与此相应地,设备4如在图28B中说明的那样,设定为对应于频谱扩展(SSC)模式的标准(Spec)的SSC调制度(Xp)。即,设备4的频率发生器43,以通过调制度调整信号(MCS)设定了调制度的进行频谱扩展的模式输出发送信号(TS)。输入了该进行了频谱扩展的发送信号(TS)、和同样进行了频谱扩展的接收信号(RS)的该频率误差检测器45,检测发送信号(TS)和接收信号(RS)的上限频率(UF),将频率调整信号(FCS)输出至该频率发生器43以调整上限频率的频率误差(S3103)。输入了该频率调整信号(FCS)的频率发生器43,根据频率调整信号(FCS)调整并输出该发送信号(TS)的频率和调制度(Xp)。设备4如上述那样,将调整发送信号(TS)的频率以使其纳入通信标准内的TX输出至主机2(S3104)。When the received signal (RS) has been spectrum spread, the upper limit frequency (UF) and the lower limit frequency (DF) of the received signal (RS) are detected, because there is a difference between the upper limit frequency (UF) and the lower limit frequency (DF), Therefore, the SSC mode determination signal (SSD) for determining the presence or absence of the spectrum spread signal is output as High. Also, the modulation degree adjustment signal (MCS) is set to a certain value with a sufficient room for adjustment with respect to the communication standard. Accordingly, the device 4 sets the degree of SSC modulation (Xp) corresponding to the standard (Spec) of the spectrum spread (SSC) mode as described in FIG. 28B . That is, the frequency generator 43 of the device 4 outputs the transmission signal (TS) in a spectrum spread mode in which the modulation degree is set by the modulation degree adjustment signal (MCS). The frequency error detector 45, which receives the spectrum-spread transmission signal (TS) and the spectrum-spread reception signal (RS) as input, detects the upper limit frequency ( UF), output the frequency adjustment signal (FCS) to the frequency generator 43 to adjust the frequency error of the upper limit frequency (S3103). The frequency generator 43, which receives the frequency adjustment signal (FCS), adjusts and outputs the frequency and the degree of modulation (Xp) of the transmission signal (TS) based on the frequency adjustment signal (FCS). The device 4 outputs, to the host 2 , the frequency of the transmission signal (TS) TX adjusted so as to be within the communication standard as described above ( S3104 ).
接收到已调整为纳入上述通信标准内的TX的主机2,能够将从设备4发送来的TX作为信号进行识别(S3105)。识别了TX的主机2转移到下一个序列,将固定模式作为RX发送至设备4(S3106)。设备4接收作为该固定模式的RX,由该同步建立单元11输出接收信号(RS)、同步建立信号(SCS),检测该固定模式(S3107)。检测出该固定模式的设备4,使用发送信号(TS)将发送数据(DR)作为TX输出至主机2(S3108)。为了削减消耗电流,也可以在这一时刻停止频率误差检测器45的频率误差检测。接收到设备输出的TX的主机2检测发送数据(DR)(S3109)。检测出发送数据(DR)的主机2将主机的发送数据作为RX发送至设备4(S3110)。由此,能够进行频谱扩展,实现主机2与设备4的双向通信。The host 2 that has received the TX adjusted to be included in the above-mentioned communication standard can recognize the TX sent from the slave 4 as a signal (S3105). The host 2 having recognized TX moves to the next sequence, and transmits the fixed pattern to the device 4 as RX (S3106). The device 4 receives RX as the fixed pattern, and the synchronization establishment unit 11 outputs a received signal (RS) and a synchronization establishment signal (SCS), and detects the fixed pattern (S3107). The device 4 that has detected the fixed pattern outputs the transmission data (DR) as TX to the host 2 using the transmission signal (TS) (S3108). In order to reduce the current consumption, the frequency error detection by the frequency error detector 45 may be stopped at this point. The host 2 that has received the TX output from the device detects the transmission data (DR) (S3109). The host 2 having detected the transmission data (DR) transmits the transmission data of the host to the device 4 as RX (S3110). Thereby, spectrum spreading can be performed, and bidirectional communication between the host 2 and the device 4 can be realized.
图34表示通信系统、即主机2与设备4的各收发装置间的通信建立中本实施方式的频率调整序列。该序列为建立了主机2与设备4的通信的状态的频率调整序列。即,接收信号(RS)与发送信号(TS)的频率误差为建立通信的允许范围内。但是,由于振荡器3的老化、温度变动,如果保持原样而不进行频率调整,将可能导致接收信号(RS)与发送信号(TS)的频率误差超出建立通信的允许范围,而无法建立通信,因此,一边建立通信一边随时进行频率调整。进而,在本实施例中,由于在通电序列中将设备4的发送信号(TS)的频谱扩展调制度(Xp)相对于通信标准设定得小以建立通信,因此在成功实现通信建立后,在本序列中,也进行在保持建立通信的状态下逐步扩大频谱扩展调制度的动作。对于该通信建立中的调制度(Xp)的调整,与通过图29所阐述的相同。FIG. 34 shows the frequency adjustment sequence of the present embodiment in the communication system, that is, the establishment of communication between the host 2 and the transmission and reception devices of the device 4 . This sequence is a frequency adjustment sequence in which the state of communication between the host 2 and the device 4 is established. That is, the frequency error between the received signal (RS) and the transmitted signal (TS) is within the allowable range for establishing communication. However, due to the aging and temperature changes of the oscillator 3, if the frequency adjustment is not performed as it is, the frequency error between the received signal (RS) and the transmitted signal (TS) may exceed the allowable range for establishing communication, and communication cannot be established. Therefore, frequency adjustment is performed at any time while establishing communication. Furthermore, in the present embodiment, since the spread spectrum modulation degree (Xp) of the transmission signal (TS) of the device 4 is set to be small relative to the communication standard in the power-on sequence to establish communication, after successful establishment of communication, Also in this sequence, the operation of gradually increasing the spread spectrum modulation degree is performed while maintaining the established communication. The adjustment of the degree of modulation (Xp) during the establishment of this communication is the same as that described with reference to FIG. 29 .
作为初始状态,设备4向主机2发送通信数据作为TX(S3202)。主机2也向设备4发送通信数据作为RX(S3201)。而作为RX接收到从主机2输出的通信数据(S3203)的设备4,由同步建立单元11生成并输出接收信号(RS)和同步建立信号(SCS)。接收到该接收信号(RS)和与由频率发生器43输出的发送信号(TS)的频率误差检测器45,检测从频率发生器43输出的发送信号(TS)和该接收信号(RS)的上限频率(UF)和下限频率(DF),检测频率差和调制度差(S3203)。根据该频率差和调制度差输出频率调整信号(FCS)和调制度调整信号(MCS)(S3204)。输入了该频率调整信号(FCS)和调制度调整信号(MCS)的频率发生器43,通过利用该频率调整信号(FCS)变更分频数,利用该调制度调整信号(MCS)变更调制度(Xp),由此,变更并输出发送信号(TS)的频率和调制度,进行频率调整(S3204)。As an initial state, the device 4 transmits communication data to the host 2 as TX (S3202). The host 2 also sends communication data to the device 4 as RX (S3201). And the device 4 that has received the communication data output from the host 2 (S3203) as RX generates and outputs a reception signal (RS) and a synchronization establishment signal (SCS) by the synchronization establishment unit 11 . The frequency error detector 45 having received the received signal (RS) and the transmitted signal (TS) output by the frequency generator 43 detects the difference between the transmitted signal (TS) output from the frequency generator 43 and the received signal (RS). The upper limit frequency (UF) and the lower limit frequency (DF), detect frequency difference and modulation degree difference (S3203). Outputting a frequency adjustment signal (FCS) and a modulation degree adjustment signal (MCS) based on the frequency difference and modulation degree difference (S3204). The frequency generator 43, which receives the frequency adjustment signal (FCS) and the modulation degree adjustment signal (MCS), changes the frequency division number by using the frequency adjustment signal (FCS), and changes the modulation degree ( Xp), thereby changing and outputting the frequency and modulation degree of the transmission signal (TS), and performing frequency adjustment (S3204).
对于第5实施方式的具有传输信号自动调整功能的收发装置的动作例,以串行ATA(advanced technology attachment)1.0a规定的通电序列为例进行说明。An example of the operation of the transmission/reception device having the transmission signal automatic adjustment function according to the fifth embodiment will be described by taking the power-on sequence specified in Serial ATA (advanced technology attachment) 1.0a as an example.
串行ATA1.0a规定的通电序列如图20所示。主机(Host)与设备(Device),通过输出wake信号(COMRESET、COMINIT、COMWAKE),双方相互进行识别来推进通电序列,直到转移到称为D10.2的状态。D10.2之后的状态转移,参照扩大图在以下说明。The power-on sequence specified by Serial ATA1.0a is shown in Figure 20. The host (Host) and the device (Device) output wake signals (COMRESET, COMINIT, COMWAKE), and the two sides recognize each other to advance the power-on sequence until they transfer to the state called D10.2. The state transition after D10.2 is explained below with reference to the enlarged diagram.
(1)设备转移到D10.2,将D10.2信号输出至主机。(1) The device is transferred to D10.2, and the D10.2 signal is output to the host.
(2)主机若成功识别出设备输出的D10.2信号,则自己也转移到D10.2。(2) If the host successfully recognizes the D10.2 signal output by the device, it will transfer to D10.2 itself.
(3)主机将D10.2信号输出至设备。(3) The host outputs the D10.2 signal to the device.
(4)设备若成功识别出主机的D10.2信号,则转移到Align,将Align信号输出至主机。(4) If the device successfully recognizes the D10.2 signal of the host, it will transfer to Align and output the Align signal to the host.
(5)主机若成功识别出设备输出的Align信号,则自己也转移到Align。(5) If the host successfully recognizes the Align signal output by the device, it will also transfer to Align itself.
(6)主机将Align信号输出至设备。(6) The host outputs the Align signal to the device.
(7)设备若成功识别出主机输出的Align信号,则转移到SYNC。(7) If the device successfully recognizes the Align signal output by the host, it will transfer to SYNC.
(8)设备将SYNC信号输出至主机。(8) The device outputs the SYNC signal to the host.
(9)主机若成功识别出设备输出的SYNC信号,则转移到SYNC。此处,在(5)所示的状态转移中,为了主机识别设备输出的Align信号,Align信号的频率,在没有进行频谱扩展的情况下,必须具有1.5GHz(±350ppm)的范围内的精度,在进行了频谱扩展的情况下,必须具有1.5GHz(+350ppm~-5000ppm)的范围内的精度。此时,主机输出的D10.2信号,在没有进行频谱扩展的情况下,具有1.5GHz(±350ppm)的范围内的精度,在进行了频谱扩展的情况下,具有1.5GHz(+350ppm~-5000ppm)的范围内的精度。(9) If the host successfully recognizes the SYNC signal output by the device, it will transfer to SYNC. Here, in the state transition shown in (5), in order for the host to recognize the Align signal output by the device, the frequency of the Align signal must have an accuracy within the range of 1.5GHz (±350ppm) without spectrum expansion , in the case of performing spectrum spreading, it is necessary to have accuracy within the range of 1.5 GHz (+350 ppm to -5000 ppm). At this time, the D10.2 signal output by the host has an accuracy within the range of 1.5GHz (±350ppm) without spectrum expansion, and has a precision of 1.5GHz (+350ppm~- Accuracy in the range of 5000ppm).
在图25所示的本实施方式中的带传输信号自动调整功能的收发装置间,对于设备自身输出的Align信号的频率,即便输出当初输出了主机无法识别的频率精度的信号,也没有利用主机输出的D10.2信号进行频谱扩展,在这样的情况下,能够通过设备自身调整频率直至达到1.5GHz(±350ppm)的范围内的精度;在进行了频谱扩展的情况下,能够通过设备自身调整频率直至达到1.5GHz(+350ppm~-5000ppm)的范围内的精度。Between the transceivers with the transmission signal automatic adjustment function in the present embodiment shown in FIG. 25 , for the frequency of the Align signal output by the device itself, even if a signal with a frequency accuracy that the host cannot recognize was output at the beginning, the host does not use The output D10.2 signal is spectrum expanded. In this case, the frequency can be adjusted by the device itself until the accuracy within the range of 1.5GHz (±350ppm) is reached; in the case of spectrum expansion, the frequency can be adjusted by the device itself. The frequency reaches the accuracy in the range of 1.5GHz (+350ppm~-5000ppm).
以下,对于上述所示的状态转移,使用图20、图35、以及图25,说明主机、设备一起进行了扩展时的动作。Hereinafter, with regard to the state transitions shown above, the operation when the host and the device are expanded together will be described using FIG. 20 , FIG. 35 , and FIG. 25 .
图35表示图25所示的本实施方式的带传输信号自动调整功能的收发装置,在串行ATA(advanced technology attachment)1.0a规定的通电序列下动作时的D10.2以后(图20的扩大部分)的序列。Fig. 35 shows the transceiving device with transmission signal automatic adjustment function of the present embodiment shown in Fig. 25, after D10.2 when operating under the power-on sequence specified by Serial ATA (advanced technology attachment) 1.0a (extension of Fig. 20 part) sequence.
如图35所示,主机2在转移到D10.2后,将恒定同步信号(D10.2信号)输出至设备4(S3301)。接收到该恒定同步信号(D10.2信号)的设备4,由同步建立单元11从该恒定同步信号(D10.2信号)抽取时钟和数据,分别输出接收信号(RS)、同步建立信号(SCS)(S3302)。在频率误差检测器45中,在接受到同步建立信号(SCS)的信号检测器421,能够确认、识别是该恒定同步信号(D10.2信号)后,将通知成功进行了识别的检测结果输出至序列422。序列422通过该检测结果得知已经成功识别了D10.2信号,作为进行了同步建立而将设备从D10.2转移到Align,输出向误差检测调整器453通知开始频率误差检测的序列信号(SQS)(S3303)。As shown in FIG. 35 , the host 2 outputs a constant synchronization signal (D10.2 signal) to the device 4 after shifting to D10.2 (S3301). The device 4 that has received the constant synchronization signal (D10.2 signal) extracts the clock and data from the constant synchronization signal (D10.2 signal) by the synchronization establishment unit 11, and outputs the receiving signal (RS) and the synchronization establishment signal (SCS) respectively. ) (S3302). In the frequency error detector 45, after receiving the signal detector 421 of the synchronization establishment signal (SCS), it can confirm and identify that it is the constant synchronization signal (D10. to sequence 422. The sequence 422 knows that the D10.2 signal has been successfully identified by the detection result, and the equipment is transferred to the Align from the D10.2 as having carried out synchronous establishment, and outputs a sequence signal (SQS) to the error detection adjuster 453 to notify the start frequency error detection ) (S3303).
在Align状态下,设备的发送信号(TS)必须具有1.5GHz(+350ppm~-5000ppm)的频率精度。因此执行Align状态下的频率调整。In the Align state, the transmit signal (TS) of the device must have a frequency accuracy of 1.5GHz (+350ppm~-5000ppm). Therefore, the frequency adjustment in the Align state is performed.
首先,从主机输出的RX信号,具有1.5GHz~1.4925GHz的频率精度。而设备作为初始状态,取为Fref=20MHz,频率发生器43的分频数取N=80,调制度取4500ppm。此处,频率发生器43取为是通过使分频数N变化而使发送信号(TS)进行频谱扩展的分数分频式PLL。当前,接收信号(RS)的上限频率(UF)、下限频率(DF)分别为UF=1.5GHz、DF=1.4925GHz。为此,检测出上限频率(UF)与下限频率(DF)存在差,接收信号进行了频谱扩展。此时,判断了有无频谱扩展的信号的SSC模式判断信号(SSD)作为High进行输出。而且,调制度调整信号(MCS)被设定为相对于通信标准具有足够的余量的某个值,调制度调整信号(MCS)被设定为3000ppm(S3303)。First, the RX signal output from the host has a frequency accuracy of 1.5GHz to 1.4925GHz. The initial state of the device is Fref=20MHz, the frequency division number of the frequency generator 43 is N=80, and the modulation degree is 4500ppm. Here, the frequency generator 43 is assumed to be a fractional frequency division type PLL that spectrum-spreads the transmission signal (TS) by changing the frequency division number N. Currently, the upper limit frequency (UF) and lower limit frequency (DF) of the received signal (RS) are respectively UF=1.5GHz and DF=1.4925GHz. For this reason, it is detected that there is a difference between the upper limit frequency (UF) and the lower limit frequency (DF), and the received signal is spectrum expanded. At this time, the SSC mode determination signal (SSD) for determining the presence or absence of the spectrum spread signal is output as High. Then, the modulation degree adjustment signal (MCS) is set to a certain value with a sufficient margin for the communication standard, and the modulation degree adjustment signal (MCS) is set to 3000 ppm (S3303).
此时,发送信号(TS)的上限频率(UF)、下限频率(DF)分别为UF=1.6GHz、DF=1.5952GHz。接收信号(RS)的上限频率(UF)与发送信号(TS)的上限频率(UF)的频率差为0.1GHz。误差检测器4533,例如具有表,由表确定并输出在频率差为0.1GHz时输出的频率调整信号(FCS)。另外,显然误差检测器4533也可以使用基于表确定频率调整信号(FCS)的确定方法之外的其他方法。此处,取为在频率差为0.1GHz时,输出-5作为频率调整信号(FCS)。此时,频率发生器43,将频率调整信号(FCS)与分频数N相加,因此,相加后的分频数N变成N=75。此时,发送信号(TS)的频率,变成1.5GHz~1.4955GHz,结束频率调整(S3304)。At this time, the upper limit frequency (UF) and lower limit frequency (DF) of the transmission signal (TS) are respectively UF=1.6GHz and DF=1.5952GHz. The frequency difference between the upper limit frequency (UF) of the received signal (RS) and the upper limit frequency (UF) of the transmitted signal (TS) is 0.1 GHz. The error detector 4533 has a table, for example, and outputs a frequency adjustment signal (FCS) output when the frequency difference is 0.1 GHz determined from the table. In addition, it is obvious that the error detector 4533 may also use other methods than the method of determining the frequency adjustment signal (FCS) based on a table. Here, when the frequency difference is 0.1 GHz, -5 is output as the frequency adjustment signal (FCS). At this time, the frequency generator 43 adds the frequency adjustment signal (FCS) to the frequency division number N, so the frequency division number N after the addition becomes N=75. At this time, the frequency of the transmission signal (TS) becomes 1.5 GHz to 1.4955 GHz, and the frequency adjustment ends (S3304).
接收到作为设备的发送信号的TX信号的主机,能够在TX信号频率变成1.5GHz~1.4955GHz的时刻识别设备的Align信号(S3305)。若识别成功,主机也从D10.2转移到Align,将固定模式信号(Aling信号)作为RX信号发送至设备(S3306)。The host that has received the TX signal as the transmission signal of the device can recognize the Align signal of the device when the frequency of the TX signal becomes 1.5 GHz to 1.4955 GHz (S3305). If the identification is successful, the host also transfers from D10.2 to Align, and sends the fixed mode signal (Aling signal) to the device as an RX signal (S3306).
接收到该固定模式信号(Align信号)的设备4,由同步建立单元11从该固定模式信号(Align信号)抽取时钟和数据,分别输出接收信号(RS)、同步建立信号(SCS)。在频率误差检测器45中,在接受到同步建立信号(SCS)的信号检测器421,能够确认、识别是该固定模式信号(Align信号)后,将通知成功进行了识别的检测结果输出至序列422。序列422通过该检测结果得知已经成功识别Align信号,作为进行了同步建立而将设备4从Align转移到SYNC(S3307),输出向误差检测调整器453通知开始频率误差检测的序列信号(SQS)。根据该序列信号(SQS),误差检测调整器453,既可以结束接收信号(RS)与发送信号(TS)的频率比较动作,也可以原样持续接收信号(RS)与发送信号(TS)的频率比较动作。The device 4 that has received the fixed mode signal (Align signal) extracts the clock and data from the fixed mode signal (Align signal) by the synchronization establishment unit 11, and outputs the received signal (RS) and the synchronization establishment signal (SCS) respectively. In the frequency error detector 45, after receiving the signal detector 421 of the synchronization establishment signal (SCS), it can be confirmed and identified as the fixed pattern signal (Align signal), and the detection result notifying that the identification has been successfully carried out is output to the sequencer. 422. The sequence 422 knows that the Align signal has been successfully identified through the detection result, and transfers the device 4 from Align to SYNC (S3307) as synchronization is established, and outputs a sequence signal (SQS) to notify the error detection adjuster 453 of starting frequency error detection . Based on the sequence signal (SQS), the error detection adjuster 453 may end the frequency comparison operation of the received signal (RS) and the transmitted signal (TS), or may continue the frequency comparison between the received signal (RS) and the transmitted signal (TS). Compare actions.
已转移到SYNC状态的设备4,作为TX信号输出通信数据(SYNC信号)(S3308)。The device 4 that has shifted to the SYNC state outputs communication data (SYNC signal) as a TX signal (S3308).
主机2若成功识别出该通信数据(SYNC信号),则从Align转移到SYNC(S3309),输出通信数据(SYNC信号)(S3310)。If the host computer 2 successfully recognizes the communication data (SYNC signal), it transfers from Align to SYNC (S3309), and outputs the communication data (SYNC signal) (S3310).
在实施例5中,与实施例1同样地,能够不安装晶体等高价的振荡器,而安装陶瓷谐振器等廉价的振荡器,能够实现具有传输信号自动调整功能的收发装置的价格的降低。In Embodiment 5, as in Embodiment 1, an inexpensive oscillator such as a ceramic resonator can be installed instead of an expensive oscillator such as a crystal, and the price of a transmission/reception device having a transmission signal automatic adjustment function can be reduced.
此外,设备的频率发生器的输出,不受包含在收发信号中的噪声的影响,可以提供具有能够容易地应对噪声标准严格的高速传输的通信功能、廉价的半导体集成电路器件。In addition, the output of the frequency generator of the device is not affected by the noise contained in the transmission and reception signals, and it is possible to provide an inexpensive semiconductor integrated circuit device that has a communication function that can easily cope with high-speed transmission that is strict with noise standards.
进而,在实施例5中,与实施例2同样地,能够实现主机与设备双方都支持频谱扩展模式的通信,并且,由于能够调整设备的频谱扩展调制度,因此能够建立相比实施方式2更安全、且具有更高精度的双向通信。由此,能够实现具有成功降低了从设备发生的不需要的辐射(EMI)的传输信号自动调整功能的收发装置。Furthermore, in Embodiment 5, as in Embodiment 2, both the host and the device support communication in the spread spectrum mode, and since the spread spectrum modulation degree of the device can be adjusted, it is possible to establish an Secure, two-way communication with higher precision. Accordingly, it is possible to realize a transmission and reception device having a transmission signal automatic adjustment function that successfully reduces unnecessary radiation (EMI) generated from the slave device.
Claims (16)
1.一种收发装置,其特征在于:1. A transceiver, characterized in that: 具有与主机进行双向通信的收发功能,It has the function of sending and receiving two-way communication with the host, 包括具有生成发送信号的频率发生器的同步控制单元、以及生成基准信号的基准信号生成源,comprising a synchronization control unit having a frequency generator generating a transmission signal, and a reference signal generating source generating a reference signal, 上述同步控制单元,检测上述发送信号对从上述主机接收到的接收信号的频率误差,并且输出降低对上述接收信号的上述误差的频率调整信号,The synchronization control unit detects a frequency error of the transmission signal relative to a reception signal received from the host, and outputs a frequency adjustment signal for reducing the error of the reception signal, 上述频率发生器,基于上述基准信号确定上述发送信号的频率,并且利用上述频率调整信号来调整上述发送信号的频率,The frequency generator determines the frequency of the transmission signal based on the reference signal, and adjusts the frequency of the transmission signal by using the frequency adjustment signal, 上述同步控制单元,包括同步建立单元、频率误差检测器、以及频率发生器,The above synchronous control unit includes a synchronous establishment unit, a frequency error detector, and a frequency generator, 上述同步建立单元,将从上述主机发送至上述收发装置的信号转换成数据和时钟,作为同步建立信号、上述接收信号、以及接收数据输出,The synchronization establishment unit converts the signal sent from the host to the transceiver device into data and clock, and outputs the synchronization establishment signal, the reception signal, and the reception data as the synchronization establishment signal, 上述频率误差检测器,由上述同步建立信号进行控制,检测上述接收信号与上述发送信号的频率误差,将上述频率调整信号输出至上述频率发生器,The frequency error detector is controlled by the synchronization establishment signal, detects the frequency error between the received signal and the transmitted signal, and outputs the frequency adjustment signal to the frequency generator, 上述同步建立单元,包括相位比较器、环路滤波器、以及压控振荡器,The above synchronous establishment unit includes a phase comparator, a loop filter, and a voltage controlled oscillator, 上述相位比较器,检测从上述主机发送至上述收发装置的信号与上述接收信号的相位差,根据检测结果输出上述同步建立信号,The phase comparator detects the phase difference between the signal sent from the host to the transceiver device and the received signal, and outputs the synchronization establishment signal according to the detection result, 上述环路滤波器,将上述检测结果转换为直流信号,作为控制电压输出,The above-mentioned loop filter converts the above-mentioned detection result into a DC signal and outputs it as a control voltage, 上述压控振荡器,输出具有由上述控制电压所控制的频率的信号。The voltage-controlled oscillator outputs a signal having a frequency controlled by the control voltage. 2.根据权利要求1所述的收发装置,其特征在于:2. The transceiver device according to claim 1, characterized in that: 上述频率发生器,包括相位频率比较器、环路滤波器、压控振荡器、以及可变分频器,The above frequency generator, including a phase frequency comparator, a loop filter, a voltage controlled oscillator, and a variable frequency divider, 上述相位频率比较器,对上述基准信号与上述可变分频器的输出信号的相位和频率进行比较,将比较结果输出至上述环路滤波器,上述环路滤波器将该比较结果变成直流信号,作为控制信号输出至上述压控振荡器,The phase-frequency comparator compares the phase and frequency of the reference signal with the output signal of the variable frequency divider, and outputs the comparison result to the loop filter, and the loop filter converts the comparison result into a direct current signal, which is output as a control signal to the above voltage-controlled oscillator, 上述压控振荡器,是由上述控制信号对输出频率进行了控制的振荡器,输出上述发送信号,The above-mentioned voltage-controlled oscillator is an oscillator whose output frequency is controlled by the above-mentioned control signal, and outputs the above-mentioned sending signal, 上述可变分频器,由上述频率调整信号控制其分频数,将对上述发送信号进行了分频的结果输出至上述相位频率比较器,基于上述频率调整信号控制上述发送信号的频率。The variable frequency divider controls the number of frequency divisions by the frequency adjustment signal, outputs a frequency-divided result of the transmission signal to the phase frequency comparator, and controls the frequency of the transmission signal based on the frequency adjustment signal. 3.根据权利要求2所述的收发装置,其特征在于:3. The transceiver device according to claim 2, characterized in that: 上述可变分频器,包括波形生成单元,该波形生成单元生成由上述分频数确定的波形或者恒定值,与上述频率调整信号相加,输出至调制器,The above-mentioned variable frequency divider includes a waveform generating unit, which generates a waveform or a constant value determined by the above-mentioned frequency division number, adds it to the above-mentioned frequency adjustment signal, and outputs it to the modulator, 上述调制器由∑Δ调制器构成,该∑Δ调制器输入上述波形生成单元的输出信号,输出调制结果。The modulator is composed of a ΣΔ modulator which receives the output signal of the waveform generating means and outputs a modulation result. 4.根据权利要求1所述的收发装置,其特征在于:4. The transceiver device according to claim 1, characterized in that: 该基准信号生成源,相对于上述主机独立地形成,The reference signal generating source is independently formed with respect to the above-mentioned host, 上述同步控制单元,检测上述发送信号对从上述主机接收到的接收信号的频率误差,输出降低对上述接收信号的上述误差的频率调整信号,还输出频谱扩展选择信号,并且检测上述接收信号与上述发送信号的频谱扩展调制度的差,输出降低对上述接收信号的上述差的频率调制度调整信号,The synchronization control unit detects a frequency error between the transmission signal and the reception signal received from the above-mentioned host, outputs a frequency adjustment signal for reducing the above-mentioned error with respect to the reception signal, and also outputs a spectrum spread selection signal, and detects the difference between the reception signal and the above-mentioned The spectrum spread modulation degree difference of the transmission signal is outputted to reduce the frequency modulation degree adjustment signal of the above-mentioned difference to the above-mentioned reception signal, 上述频率发生器,基于上述基准信号确定上述发送信号的频率,控制利用上述频谱扩展选择信号输出的上述发送信号的扩展模式,利用上述频率调整信号调整上述发送信号的频率,并且利用上述频率调制度调整信号调整上述发送信号的频率调制度。The above-mentioned frequency generator determines the frequency of the above-mentioned transmission signal based on the above-mentioned reference signal, controls the spread mode of the above-mentioned transmission signal output by the above-mentioned spectrum spread selection signal, adjusts the frequency of the above-mentioned transmission signal by using the above-mentioned frequency adjustment signal, and uses the above-mentioned frequency modulation degree The adjustment signal adjusts the degree of frequency modulation of the above-mentioned transmission signal. 5.根据权利要求4所述的收发装置,其特征在于:5. The transceiver device according to claim 4, characterized in that: 上述同步控制单元的同步建立单元,将从上述主机发送至上述收发装置的信号转换成数据和时钟,作为同步建立信号、接收信号、以及接收数据输出,The synchronization establishment unit of the above-mentioned synchronization control unit converts the signal sent from the above-mentioned host to the above-mentioned transceiver device into data and clock, and outputs it as a synchronization establishment signal, a reception signal, and a reception data, 上述同步控制单元的频率误差检测器,将上述基准信号、上述同步建立信号、上述接收信号、以及上述频率发生器输出的发送信号作为输入,根据上述同步建立信号进行控制,检测上述接收信号与上述发送信号的频率误差和频率调制度差,输出频率调整信号、频谱扩展选择信号、以及频率调制度调整信号,The frequency error detector of the above-mentioned synchronization control unit takes the above-mentioned reference signal, the above-mentioned synchronization establishment signal, the above-mentioned reception signal, and the transmission signal output by the above-mentioned frequency generator as input, controls according to the above-mentioned synchronization establishment signal, and detects the above-mentioned reception signal and the above-mentioned The frequency error and frequency modulation degree difference of the transmitted signal, output frequency adjustment signal, spectrum expansion selection signal, and frequency modulation degree adjustment signal, 上述频率发生器,将上述基准信号、上述频率调整信号、上述频谱扩展选择信号、以及上述频率调制度调整信号作为输入,控制利用上述频率调整信号、上述频谱扩展选择信号、以及上述频率调制度调整信号输出的发送信号的扩展模式和频率。The above-mentioned frequency generator takes the above-mentioned reference signal, the above-mentioned frequency adjustment signal, the above-mentioned spectrum spread selection signal, and the above-mentioned frequency modulation degree adjustment signal as inputs, and controls the use of the above-mentioned frequency adjustment signal, the above-mentioned spectrum spread selection signal, and the above-mentioned frequency modulation degree adjustment The extension mode and frequency of the transmit signal for the signal output. 6.根据权利要求5所述的收发装置,其特征在于:6. The transceiver device according to claim 5, characterized in that: 上述频率误差检测器,包括信号检测器、序列发生器、以及误差检测调整器,The above-mentioned frequency error detector includes a signal detector, a sequence generator, and an error detection regulator, 输入了上述同步建立信号的上述信号检测器,判断是否成功建立了同步,将判断结果输出至上述序列发生器,The above-mentioned signal detector having inputted the above-mentioned synchronization establishment signal judges whether the synchronization is successfully established, and outputs the judgment result to the above-mentioned sequencer, 上述序列发生器,基于上述判断结果识别序列,将序列信号输出至上述误差检测调整器,The above-mentioned sequence generator recognizes the sequence based on the above-mentioned judgment result, and outputs the sequence signal to the above-mentioned error detection adjuster, 输入上述接收信号、上述发送信号、上述基准信号、以及上述序列信号的上述误差检测调整器,由上述序列信号控制动作,在由上述基准信号所生成的检测时间检测上述接收信号与上述发送信号的频率差,输出频率调整信号、上述频谱扩展选择信号、以及上述频率调制度调整信号。The error detection adjuster, which receives the received signal, the transmitted signal, the reference signal, and the sequence signal, operates under the control of the sequence signal, and detects the difference between the received signal and the transmitted signal at a detection time generated from the reference signal. The frequency difference is to output a frequency adjustment signal, the spectrum spread selection signal, and the frequency modulation degree adjustment signal. 7.根据权利要求6所述的收发装置,其特征在于:7. The transceiver device according to claim 6, characterized in that: 上述误差检测调整器,包括发送频率检测器、接收频率检测器、以及误差检测电路,The above-mentioned error detection regulator includes a transmission frequency detector, a reception frequency detector, and an error detection circuit, 输入上述基准信号、上述序列信号、以及上述发送信号的上述发送频率检测器,其动作由上述序列信号进行控制,通过在由上述基准信号所确定的时间对上述发送信号的时钟进行计数,来抽取上述发送信号的上限频率与下限频率,将上述上限频率和上述下限频率输出至上述误差检测电路,The above-mentioned transmission frequency detector, which receives the above-mentioned reference signal, the above-mentioned sequence signal, and the above-mentioned transmission signal, operates under the control of the above-mentioned sequence signal, and extracts by counting the clock of the above-mentioned transmission signal at the time determined by the above-mentioned reference signal The upper limit frequency and the lower limit frequency of the above-mentioned transmission signal are output to the above-mentioned error detection circuit, 输入上述基准信号、上述序列信号、以及上述接收信号的上述接收频率检测器,其动作由上述序列信号进行控制,通过在由上述基准信号所确定的时间对上述接收信号的时钟进行计数,来抽取上述接收信号的上限频率、下限频率、以及频谱扩展模式判断信号,将上述上限频率、上述下限频率、以及上述频谱扩展模式判断信号输出至上述误差检测电路,The reception frequency detector to which the above-mentioned reference signal, the above-mentioned sequence signal, and the above-mentioned reception signal is input is controlled by the above-mentioned sequence signal, and by counting the clock of the above-mentioned reception signal at the time determined by the above-mentioned reference signal, to extract The upper limit frequency, the lower limit frequency, and the spectrum spread mode judgment signal of the above-mentioned received signal, and the above-mentioned upper limit frequency, the above-mentioned lower limit frequency, and the above-mentioned spectrum spread mode judgment signal are output to the above-mentioned error detection circuit, 上述误差检测电路,输入上述发送信号的上述上限频率、上述下限频率;输入上述接收信号的上述上限频率、上述下限频率、上述频谱扩展模式判断信号,基于这些信号输出上述频率调整信号、上述频谱扩展选择信号、以及上述频率调制度调整信号。The above-mentioned error detection circuit is input with the above-mentioned upper limit frequency and the above-mentioned lower limit frequency of the above-mentioned transmission signal; the above-mentioned upper limit frequency of the above-mentioned received signal, the above-mentioned lower limit frequency, and the above-mentioned spectrum spread mode judgment signal are input, and the above-mentioned frequency adjustment signal and the above-mentioned spectrum spread are output based on these signals. The selection signal, and the above-mentioned frequency modulation degree adjustment signal. 8.根据权利要求7所述的收发装置,其特征在于:8. The transceiver device according to claim 7, characterized in that: 上述发送频率误差检测器,包括测量时间生成器、频谱扩展模式检测器,The above transmit frequency error detector includes a measurement time generator, a spectrum spread mode detector, 上述测量时间生成器,输入上述基准信号,生成上述频谱扩展模式检测器的测量时间,输出至频谱扩展模式检测器,The above-mentioned measurement time generator inputs the above-mentioned reference signal, generates the measurement time of the above-mentioned spectrum spread mode detector, and outputs it to the spectrum spread mode detector, 上述频谱扩展模式检测器,输入上述发送信号、上述测量时间、以及上述序列信号,其动作由上述序列信号进行控制,通过在由上述测量时间所规定的区间对上述发送信号的时钟进行计数,来生成、输出上述上限频率和上述下限频率。The above-mentioned spread spectrum pattern detector receives the above-mentioned transmission signal, the above-mentioned measurement time, and the above-mentioned sequence signal as input, and its operation is controlled by the above-mentioned sequence signal, by counting the clock of the above-mentioned transmission signal in the interval specified by the above-mentioned measurement time. The above-mentioned upper limit frequency and the above-mentioned lower limit frequency are generated and output. 9.根据权利要求7所述的收发装置,其特征在于:9. The transceiver device according to claim 7, characterized in that: 上述接收频率误差检测器,包括测量时间生成器、频谱扩展模式检测器,The above-mentioned receiving frequency error detector includes a measurement time generator, a spectrum spread pattern detector, 上述测量时间生成器,输入上述基准信号,生成上述频谱扩展模式检测器的测量时间,输出至频谱扩展模式检测器,上述频谱扩展模式检测器,输入上述接收信号、上述测量时间、以及上述序列信号,其动作由上述序列信号进行控制,通过在由上述测量时间所规定的区间对上述接收信号的时钟进行计数,来生成、输出上述上限频率、上述下限频率、以及上述频谱扩展模式判断信号。The above-mentioned measurement time generator inputs the above-mentioned reference signal, generates the measurement time of the above-mentioned spectrum spread mode detector, and outputs it to the spectrum spread mode detector, and the above-mentioned spectrum spread mode detector inputs the above-mentioned received signal, the above-mentioned measurement time, and the above-mentioned sequence signal , whose operation is controlled by the above-mentioned sequence signal, by counting the clock of the above-mentioned received signal in the interval specified by the above-mentioned measurement time, to generate and output the above-mentioned upper limit frequency, the above-mentioned lower limit frequency, and the above-mentioned spectrum spread mode judgment signal. 10.一种收发装置,具有与主机进行双向通信的收发功能,其特征在于:10. A transceiver, having a transceiver function for two-way communication with a host, characterized in that: 该收发装置,包括同步控制单元、生成发送信号的频率发生器、以及生成基准信号的基准信号生成源,The transceiver includes a synchronous control unit, a frequency generator for generating a transmission signal, and a reference signal generating source for generating a reference signal, 该基准信号生成源,相对于上述主机独立地形成,The reference signal generating source is independently formed with respect to the above-mentioned host, 上述同步控制单元,检测上述发送信号对从上述主机接收到的接收信号的频率误差,输出降低对上述接收信号的上述误差的频率调整信号,并且输出频谱扩展选择信号,The above-mentioned synchronous control unit detects the frequency error of the above-mentioned transmission signal to the reception signal received from the above-mentioned host, outputs a frequency adjustment signal that reduces the above-mentioned error to the above-mentioned reception signal, and outputs a spectrum spread selection signal, 上述频率发生器,基于上述基准信号确定上述发送信号的频率,控制利用上述频谱扩展选择信号输出的上述发送信号的扩展模式,并且利用上述频率调整信号调整上述发送信号的频率。The frequency generator determines the frequency of the transmission signal based on the reference signal, controls the spreading pattern of the transmission signal output by the spectrum spread selection signal, and adjusts the frequency of the transmission signal by the frequency adjustment signal. 11.根据权利要求10所述的收发装置,其特征在于:11. The transceiver device according to claim 10, characterized in that: 上述同步控制单元,包括同步建立单元、频率误差检测器、以及频率发生器,The above synchronous control unit includes a synchronous establishment unit, a frequency error detector, and a frequency generator, 上述同步建立单元,将从上述主机发送至上述设备的信号转换成数据和时钟,作为同步建立信号、接收信号、以及接收数据输出,The above synchronization establishment unit converts the signal sent from the above host to the above device into data and clock, as the synchronization establishment signal, receiving signal, and receiving data output, 上述频率误差检测器,将上述基准信号、上述同步建立信号、上述接收信号、以及上述频率发生器输出的发送信号作为输入,由上述同步建立信号进行控制,检测上述接收信号与上述发送信号的频率误差,输出频率调整信号和频谱扩展选择信号,The above-mentioned frequency error detector takes the above-mentioned reference signal, the above-mentioned synchronization establishment signal, the above-mentioned reception signal, and the transmission signal output by the above-mentioned frequency generator as input, and is controlled by the above-mentioned synchronization establishment signal to detect the frequency of the above-mentioned reception signal and the above-mentioned transmission signal error, the output frequency adjustment signal and spectrum spread selection signal, 上述频率发生器,将上述基准信号、上述频率调整信号、以及上述频谱扩展选择信号作为输入,控制利用上述频率调整信号和上述频谱扩展选择信号输出的发送信号的扩展模式和频率。The frequency generator receives the reference signal, the frequency adjustment signal, and the spectrum spread selection signal as inputs, and controls the spread pattern and frequency of the transmission signal output by the frequency adjustment signal and the spectrum spread selection signal. 12.根据权利要求11所述的收发装置,其特征在于:12. The transceiver device according to claim 11, characterized in that: 上述频率误差检测器,包括信号检测器、序列发生器、以及误差检测调整器,The above-mentioned frequency error detector includes a signal detector, a sequence generator, and an error detection regulator, 输入了上述同步建立信号的上述信号检测器,判断是否成功建立了同步,将判断结果输出至上述序列发生器,The above-mentioned signal detector having inputted the above-mentioned synchronization establishment signal judges whether the synchronization is successfully established, and outputs the judgment result to the above-mentioned sequencer, 上述序列发生器,基于上述判断结果识别序列,将序列信号输出至上述误差检测调整器,The above-mentioned sequence generator recognizes the sequence based on the above-mentioned judgment result, and outputs the sequence signal to the above-mentioned error detection adjuster, 输入上述接收信号、上述发送信号、上述基准信号、以及上述序列信号的上述误差检测调整器,由上述序列信号控制动作,在由上述基准信号所生成的检测时间检测上述接收信号与上述发送信号的频率差,输出频率调整信号和上述频谱扩展选择信号。The error detection adjuster, which receives the received signal, the transmitted signal, the reference signal, and the sequence signal, operates under the control of the sequence signal, and detects the difference between the received signal and the transmitted signal at a detection time generated from the reference signal. The frequency difference is to output the frequency adjustment signal and the above-mentioned spectrum expansion selection signal. 13.根据权利要求12所述的收发装置,其特征在于:13. The transceiver device according to claim 12, characterized in that: 上述误差检测调整器,包括发送频率检测器、接收频率检测器、以及误差检测电路,The above-mentioned error detection regulator includes a transmission frequency detector, a reception frequency detector, and an error detection circuit, 输入上述基准信号、上述序列信号、以及上述发送信号的上述发送频率检测器,其动作由上述序列信号进行控制,通过在由上述基准信号所确定的时间对上述发送信号的时钟进行计数,来抽取上述发送信号的上限频率、平均频率、以及下限频率,将上述上限频率、上述平均频率、以及上述下限频率输出至上述误差检测电路,The above-mentioned transmission frequency detector, which receives the above-mentioned reference signal, the above-mentioned sequence signal, and the above-mentioned transmission signal, operates under the control of the above-mentioned sequence signal, and extracts by counting the clock of the above-mentioned transmission signal at the time determined by the above-mentioned reference signal the upper limit frequency, the average frequency, and the lower limit frequency of the transmission signal, outputting the upper limit frequency, the average frequency, and the lower limit frequency to the error detection circuit, 输入上述基准信号、上述序列信号、以及上述接收信号的上述接收频率检测器,其动作由上述序列信号进行控制,通过在由上述基准信号所确定的时间对上述接收信号的时钟进行计数,来抽取上述接收信号的上限频率、平均频率、下限频率、以及频谱扩展模式判断信号,将上述上限频率、上述平均频率、上述下限频率、以及上述频谱扩展模式判断信号输出至上述误差检测电路,The reception frequency detector to which the above-mentioned reference signal, the above-mentioned sequence signal, and the above-mentioned reception signal is input is controlled by the above-mentioned sequence signal, and by counting the clock of the above-mentioned reception signal at the time determined by the above-mentioned reference signal, to extract The upper limit frequency, the average frequency, the lower limit frequency, and the spectrum spread mode judgment signal of the above-mentioned received signal, and the above-mentioned upper limit frequency, the above-mentioned average frequency, the above-mentioned lower limit frequency, and the above-mentioned spectrum spread mode judgment signal are output to the above-mentioned error detection circuit, 上述误差检测电路,输入上述发送信号的上述上限频率、上述平均频率、上述下限频率;输入上述接收信号的上述上限频率、上述平均频率、上述下限频率、上述频谱扩展模式判断信号,基于这些信号输出上述频率调整信号和上述频谱扩展选择信号。The above-mentioned error detection circuit is input with the above-mentioned upper limit frequency, the above-mentioned average frequency, and the above-mentioned lower limit frequency of the above-mentioned transmission signal; the above-mentioned upper limit frequency, the above-mentioned average frequency, the above-mentioned lower limit frequency, and the above-mentioned spectrum spread mode judgment signal of the above-mentioned received signal are input, and output based on these signals The above-mentioned frequency adjustment signal and the above-mentioned spectrum spreading selection signal. 14.根据权利要求13所述的收发装置,其特征在于:14. The transceiver device according to claim 13, characterized in that: 上述发送频率误差检测器,包括测量时间生成器、频谱扩展模式检测器,The above transmit frequency error detector includes a measurement time generator, a spectrum spread mode detector, 上述测量时间生成器,输入上述基准信号,生成上述频谱扩展模式检测器的测量时间,输出至频谱扩展模式检测器,The above-mentioned measurement time generator inputs the above-mentioned reference signal, generates the measurement time of the above-mentioned spectrum spread mode detector, and outputs it to the spectrum spread mode detector, 上述频谱扩展模式检测器,输入上述发送信号、上述测量时间、以及上述序列信号,其动作由上述序列信号进行控制,通过在由上述测量时间所规定的区间对上述发送信号的时钟进行计数,来生成、输出上述上限频率、上述平均频率、以及上述下限频率。The above-mentioned spread spectrum pattern detector receives the above-mentioned transmission signal, the above-mentioned measurement time, and the above-mentioned sequence signal as input, and its operation is controlled by the above-mentioned sequence signal, by counting the clock of the above-mentioned transmission signal in the interval specified by the above-mentioned measurement time. The above-mentioned upper limit frequency, the above-mentioned average frequency, and the above-mentioned lower limit frequency are generated and output. 15.根据权利要求13所述的收发装置,其特征在于:15. The transceiver device according to claim 13, characterized in that: 上述接收频率检测器,包括测量时间生成器、频谱扩展模式检测器,The above receive frequency detector, comprising a measurement time generator, a spectrum spread pattern detector, 上述测量时间生成器,输入上述基准信号,生成上述频谱扩展模式检测器的测量时间,输出至频谱扩展模式检测器,The above-mentioned measurement time generator inputs the above-mentioned reference signal, generates the measurement time of the above-mentioned spectrum spread mode detector, and outputs it to the spectrum spread mode detector, 上述频谱扩展模式检测器,输入上述接收信号、上述测量时间、以及上述序列信号,其动作由上述序列信号进行控制,通过在由上述测量时间所规定的区间对上述接收信号的时钟进行计数,来生成、输出上述上限频率、上述平均频率、上述下限频率、以及上述频谱扩展模式判断信号。The above-mentioned spread spectrum pattern detector receives the above-mentioned reception signal, the above-mentioned measurement time, and the above-mentioned sequence signal as input, and its operation is controlled by the above-mentioned sequence signal, and counts the clock of the above-mentioned reception signal in the interval specified by the above-mentioned measurement time. The upper limit frequency, the average frequency, the lower limit frequency, and the spectrum spread mode determination signal are generated and output. 16.一种通信系统,与主机进行双向通信,其特征在于:16. A communication system that performs two-way communication with a host, characterized in that: 上述通信系统,包括具有与上述主机进行双向通信的收发功能的接口单元,The above-mentioned communication system includes an interface unit having a function of sending and receiving two-way communication with the above-mentioned host, 该接口单元,包括同步控制单元、生成发送信号的频率发生器、以及生成基准信号的基准信号生成源,The interface unit includes a synchronous control unit, a frequency generator for generating a transmission signal, and a reference signal generation source for generating a reference signal, 该基准信号生成源,相对于上述主机独立地形成,The reference signal generating source is independently formed with respect to the above-mentioned host, 上述同步控制单元,具有检测上述发送信号对从上述主机接收到的接收信号的频率误差,并且输出降低对上述接收信号的上述误差的频率调整信号的功能,The synchronization control unit has a function of detecting a frequency error of the transmission signal relative to a reception signal received from the host, and outputting a frequency adjustment signal for reducing the error of the reception signal, 上述频率发生器,具有基于上述基准信号确定上述发送信号的频率,并且利用上述频率调整信号调整上述发送信号的频率的功能,The above-mentioned frequency generator has a function of determining the frequency of the above-mentioned transmission signal based on the above-mentioned reference signal, and adjusting the frequency of the above-mentioned transmission signal by using the above-mentioned frequency adjustment signal, 上述通信系统包括记录再现单元与上述接口单元,进行与记录介质之间的记录再现信息的传输。The communication system includes a recording and reproduction unit and the interface unit, and performs transmission of recording and reproduction information to and from a recording medium.
Applications Claiming Priority (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP299863/2005 | 2005-10-14 | ||
JP2005299863 | 2005-10-14 | ||
JP2006213219A JP4948077B2 (en) | 2005-10-14 | 2006-08-04 | Transceiver and communication system using the same |
JP213219/2006 | 2006-08-04 |
Publications (2)
Publication Number | Publication Date |
---|---|
CN1949703A CN1949703A (en) | 2007-04-18 |
CN1949703B true CN1949703B (en) | 2010-08-04 |
Family
ID=38156443
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN200610132246XA Expired - Fee Related CN1949703B (en) | 2005-10-14 | 2006-10-12 | Transceiving device and communication system using the same |
Country Status (5)
Country | Link |
---|---|
US (1) | US7787528B2 (en) |
JP (1) | JP4948077B2 (en) |
KR (1) | KR20070041377A (en) |
CN (1) | CN1949703B (en) |
TW (1) | TW200721767A (en) |
Families Citing this family (24)
* Cited by examiner, † Cited by third partyPublication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100849222B1 (en) * | 2006-04-10 | 2008-07-31 | 삼성전자주식회사 | Method and Record readable medium, and apparatus for controlling transmission frequency in Serial Advanced Technology Attachment |
JP5102603B2 (en) | 2007-12-21 | 2012-12-19 | ルネサスエレクトロニクス株式会社 | Semiconductor integrated circuit |
JP4880068B2 (en) * | 2008-03-28 | 2012-02-22 | パイオニア株式会社 | Transmission device, reception device, and content reproduction system |
JP2009303012A (en) * | 2008-06-16 | 2009-12-24 | Olympus Corp | Solid state imaging apparatus |
US8938042B2 (en) * | 2009-05-27 | 2015-01-20 | Stmicroelectronics, Inc. | Automatically synchronizing ring oscillator frequency of a receiver |
KR101654218B1 (en) * | 2010-01-13 | 2016-09-06 | 삼성전자주식회사 | Spread spectrum clock genertor |
JP5100783B2 (en) * | 2010-04-27 | 2012-12-19 | シャープ株式会社 | Receiving device and image forming apparatus |
JP2012049863A (en) | 2010-08-27 | 2012-03-08 | Renesas Electronics Corp | Semiconductor device |
US9276800B2 (en) * | 2011-09-14 | 2016-03-01 | Electronics And Telecommunications Research Institute | Single frequency synthesizer based FDD transceiver |
CN102970742B (en) * | 2012-11-28 | 2016-06-01 | 广州杰赛科技股份有限公司 | Radio communication system frequency control method and device |
TWI505642B (en) * | 2012-12-21 | 2015-10-21 | Nat Univ Chung Cheng | All - digital Spread Spectrum Clock Generation Circuit with Electromagnetic Interference Effect Decay and Its Control Method |
JP6209065B2 (en) * | 2013-11-15 | 2017-10-04 | シナプティクス・ジャパン合同会社 | Communication apparatus and bidirectional communication system |
WO2015081482A1 (en) | 2013-12-03 | 2015-06-11 | Qualcomm Incorporated | Frequency aided clock recovery based on low speed information exchange mechanism |
JP6360386B2 (en) | 2014-08-12 | 2018-07-18 | ルネサスエレクトロニクス株式会社 | Spread spectrum clock generation circuit |
US10003345B2 (en) * | 2014-12-11 | 2018-06-19 | Research & Business Foundation Sungkyunkwan University | Clock and data recovery circuit using digital frequency detection |
DE102016009197B3 (en) * | 2016-04-26 | 2017-07-27 | Diehl Metering Systems Gmbh | Method and device for bidirectional communication between measuring devices and data collectors |
DE102016014375B4 (en) * | 2016-12-03 | 2018-06-21 | Diehl Metering Systems Gmbh | Method for improving the transmission quality between a data collector and a plurality of autonomous measuring units and communication system |
JP6307655B1 (en) | 2017-10-23 | 2018-04-04 | イメージニクス株式会社 | Video signal processing device |
EP3474270A1 (en) * | 2017-10-23 | 2019-04-24 | Imagenics Co., Ltd. | Video signal processing apparatus |
CN110677226B (en) * | 2018-07-03 | 2022-05-10 | 中国移动通信有限公司研究院 | Reference signal transmission and reception method and communication device |
JP7420537B2 (en) * | 2019-11-26 | 2024-01-23 | ローム株式会社 | phase locked loop circuit |
US11165432B1 (en) * | 2020-11-06 | 2021-11-02 | Movellus Circuits, Inc. | Glitch-free digital controlled delay line apparatus and method |
CN113792005B (en) * | 2021-08-12 | 2024-04-19 | 芯海科技(深圳)股份有限公司 | TYPE-C interface communication circuit, TYPE-C interface communication method, integrated circuit and electronic equipment |
TW202337140A (en) | 2022-03-08 | 2023-09-16 | 南韓商三星電子股份有限公司 | Oscillator, electronic device and electronic system |
Citations (4)
* Cited by examiner, † Cited by third partyPublication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN1177789A (en) * | 1996-06-28 | 1998-04-01 | 日本电气株式会社 | Local frequency correction |
CN1200602A (en) * | 1997-03-11 | 1998-12-02 | 索尼公司 | Phase locked loop circuit and reproducing apparatus |
CN1525681A (en) * | 2003-02-27 | 2004-09-01 | ��ʽ���������Ƽ� | Communication device possessing trouble detection function |
CN1584774A (en) * | 2003-07-30 | 2005-02-23 | 株式会社瑞萨科技 | Semiconductor integrated circuit |
Family Cites Families (24)
* Cited by examiner, † Cited by third partyPublication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5291515A (en) * | 1990-06-14 | 1994-03-01 | Clarion Co., Ltd. | Spread spectrum communication device |
KR950011625B1 (en) * | 1993-12-14 | 1995-10-06 | 재단법인한국전자통신연구소 | Data & cluck recurrence circuit |
JP3705842B2 (en) * | 1994-08-04 | 2005-10-12 | 株式会社ルネサステクノロジ | Semiconductor device |
JP2840569B2 (en) | 1995-06-07 | 1998-12-24 | 日本無線株式会社 | Clock synchronization circuit between stations |
JPH09270779A (en) | 1996-04-01 | 1997-10-14 | Fuji Electric Co Ltd | Data synchronization method |
JP3088368B2 (en) * | 1997-12-10 | 2000-09-18 | 静岡日本電気株式会社 | Direct conversion receiver |
GB2335322B (en) * | 1998-03-13 | 2002-04-24 | Ericsson Telefon Ab L M | Phase detector |
JPH11284638A (en) | 1998-03-31 | 1999-10-15 | Oki Electric Ind Co Ltd | Communications system |
JP3351407B2 (en) * | 1999-11-24 | 2002-11-25 | 日本電気株式会社 | CDR circuit for optical receiver |
JP2001230750A (en) | 2000-02-17 | 2001-08-24 | Matsushita Electric Ind Co Ltd | Stream transmitter, receiver therefor and fundamental frequency synchronization method |
JP2001244919A (en) | 2000-03-02 | 2001-09-07 | Nec Eng Ltd | Data transmitter |
JP3461484B2 (en) * | 2000-04-05 | 2003-10-27 | 埼玉日本電気株式会社 | Radio communication device and radio frequency correction method thereof |
JP3630092B2 (en) * | 2000-10-19 | 2005-03-16 | 日本電気株式会社 | Phase frequency comparison circuit |
US6768362B1 (en) * | 2001-08-13 | 2004-07-27 | Cypress Semiconductor Corp. | Fail-safe zero delay buffer with automatic internal reference |
US7133647B2 (en) * | 2002-09-23 | 2006-11-07 | Ericsson Inc. | Chiprate correction in digital transceivers |
JP3982464B2 (en) * | 2003-06-24 | 2007-09-26 | 株式会社デンソー | Communication device |
JP2007515825A (en) * | 2003-09-11 | 2007-06-14 | インフィネオン テヒノロギーズ アーゲー | Data transmission method in wireless local area network (WLAN) |
JP3968525B2 (en) * | 2004-03-04 | 2007-08-29 | ソニー株式会社 | Phase synchronization circuit and information reproducing apparatus |
JP2006033488A (en) * | 2004-07-16 | 2006-02-02 | Renesas Technology Corp | Semiconductor integrated circuit for communication |
US7558357B1 (en) * | 2004-10-26 | 2009-07-07 | Pmc-Sierra, Inc. | Systems and methods for reducing frequency-offset induced jitter |
JP2006157767A (en) * | 2004-12-01 | 2006-06-15 | Renesas Technology Corp | Communication semiconductor integrated circuit with built-in oscillation circuit, communication system, and manufacturing method of semiconductor integrated circuit |
JP4676792B2 (en) * | 2005-03-17 | 2011-04-27 | 株式会社リコー | Data recovery method, data recovery circuit, data transmission / reception device, and information processing device |
TWI302784B (en) * | 2005-10-25 | 2008-11-01 | Holtek Semiconductor Inc | Auto-adjusting high accuracy oscillator |
KR20070068821A (en) * | 2005-12-27 | 2007-07-02 | 삼성전자주식회사 | Apparatus and Method for Estimating Initial Carrier Frequency Offset in Orthogonal Frequency Division Multiplexing Receiver |
-
2006
- 2006-08-04 JP JP2006213219A patent/JP4948077B2/en not_active Expired - Fee Related
- 2006-10-03 TW TW095136729A patent/TW200721767A/en unknown
- 2006-10-12 US US11/548,991 patent/US7787528B2/en not_active Expired - Fee Related
- 2006-10-12 CN CN200610132246XA patent/CN1949703B/en not_active Expired - Fee Related
- 2006-10-13 KR KR1020060099660A patent/KR20070041377A/en not_active Application Discontinuation
Patent Citations (4)
* Cited by examiner, † Cited by third partyPublication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN1177789A (en) * | 1996-06-28 | 1998-04-01 | 日本电气株式会社 | Local frequency correction |
CN1200602A (en) * | 1997-03-11 | 1998-12-02 | 索尼公司 | Phase locked loop circuit and reproducing apparatus |
CN1525681A (en) * | 2003-02-27 | 2004-09-01 | ��ʽ���������Ƽ� | Communication device possessing trouble detection function |
CN1584774A (en) * | 2003-07-30 | 2005-02-23 | 株式会社瑞萨科技 | Semiconductor integrated circuit |
Non-Patent Citations (2)
* Cited by examiner, † Cited by third partyTitle |
---|
JP特开2001-230750A 2001.08.24 |
JP特开平9-181573A 1997.07.11 |
Also Published As
Publication number | Publication date |
---|---|
KR20070041377A (en) | 2007-04-18 |
JP2007135189A (en) | 2007-05-31 |
CN1949703A (en) | 2007-04-18 |
JP4948077B2 (en) | 2012-06-06 |
US7787528B2 (en) | 2010-08-31 |
US20070153129A1 (en) | 2007-07-05 |
TW200721767A (en) | 2007-06-01 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN1949703B (en) | 2010-08-04 | Transceiving device and communication system using the same |
US10727842B2 (en) | 2020-07-28 | Bi-directional interface for device feedback |
US20110037505A1 (en) | 2011-02-17 | Transceiver and operating method thereof |
US7532697B1 (en) | 2009-05-12 | Methods and apparatus for clock and data recovery using a single source |
US9065607B2 (en) | 2015-06-23 | Clock data recovery circuit, data reception apparatus, and data transmission and reception system |
US8629699B2 (en) | 2014-01-14 | Clock data recovery circuit and transceiver semiconductor integrated circuit containing the same |
US9521636B2 (en) | 2016-12-13 | Synchronization circuitry, common public radio interface enable device, and a method of synchronizing a synchronized clock signal of a second transceiver to a clock of a first transceiver |
US8170168B2 (en) | 2012-05-01 | Clock data recovery circuit |
US10129166B2 (en) | 2018-11-13 | Low latency re-timer |
US9490969B2 (en) | 2016-11-08 | Transmission apparatus, reception apparatus, and transmission and reception system |
CN103580713A (en) | 2014-02-12 | Electronic device and clock generation method |
KR101858471B1 (en) | 2018-05-17 | Delay lock loop |
US20170222795A1 (en) | 2017-08-03 | Carrier generator, radio frequency interconnect including the carrier generator and method of using |
WO2020125189A1 (en) | 2020-06-25 | Device and method for realizing data synchronization |
EP1965537B1 (en) | 2010-05-12 | Clock recovery apparatus |
US20180130492A1 (en) | 2018-05-10 | Method for transmitting and/or receiving audio signals |
US12052336B2 (en) | 2024-07-30 | Circuit and method for removing spread spectrum |
US8269533B2 (en) | 2012-09-18 | Digital phase-locked loop |
CN118590059B (en) | 2025-02-11 | A PLL frequency synthesizer |
US10031881B1 (en) | 2018-07-24 | USB controller with automatic clock generation and method thereof |
JP4783618B2 (en) | 2011-09-28 | Data transmission / reception circuit |
CN118801847A (en) | 2024-10-18 | Resonator and temperature sensor integrated chip |
CN108572937B (en) | 2021-04-09 | Universal serial bus controller for automatically generating clock pulse and using method thereof |
JP2006186548A (en) | 2006-07-13 | Phase synchronization circuit |
JP2005328186A (en) | 2005-11-24 | Receiving device, data processing method thereof, and program |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
2007-04-18 | C06 | Publication | |
2007-04-18 | PB01 | Publication | |
2007-06-13 | C10 | Entry into substantive examination | |
2007-06-13 | SE01 | Entry into force of request for substantive examination | |
2010-08-04 | C14 | Grant of patent or utility model | |
2010-08-04 | GR01 | Patent grant | |
2010-11-24 | ASS | Succession or assignment of patent right |
Owner name: RENESAS ELECTRONICS CORPORATION Free format text: FORMER OWNER: RENESAS TECHNOLOGY CORP. Effective date: 20101019 |
2010-11-24 | C41 | Transfer of patent application or patent right or utility model | |
2010-11-24 | COR | Change of bibliographic data |
Free format text: CORRECT: ADDRESS; FROM: TOKYO TO, JAPAN TO: KANAGAWA PREFECTURE, JAPAN |
2010-11-24 | TR01 | Transfer of patent right |
Effective date of registration: 20101019 Address after: Kanagawa Patentee after: Renesas Electronics Corporation Address before: Tokyo, Japan, Japan Patentee before: Renesas Technology Corp. |
2014-12-03 | C17 | Cessation of patent right | |
2014-12-03 | CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20100804 Termination date: 20131012 |