TWI482026B - Low power consumption usb 3.0 host and method for reducing power consumption of a usb 3.0 host - Google Patents
- ️Tue Apr 21 2015
Info
-
Publication number
- TWI482026B TWI482026B TW101103930A TW101103930A TWI482026B TW I482026 B TWI482026 B TW I482026B TW 101103930 A TW101103930 A TW 101103930A TW 101103930 A TW101103930 A TW 101103930A TW I482026 B TWI482026 B TW I482026B Authority
- TW
- Taiwan Prior art keywords
- usb
- high speed
- transmission circuit
- compatible
- peripheral device Prior art date
- 2012-02-07
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/26—Power supply means, e.g. regulation thereof
- G06F1/32—Means for saving power
- G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
- G06F1/3234—Power saving characterised by the action undertaken
- G06F1/325—Power saving in peripheral device
- G06F1/3278—Power saving in modem or I/O interface
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
- Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Power Sources (AREA)
- Information Transfer Systems (AREA)
Description
本發明係有關於一種低耗電的USB 3.0主控制裝置及其方法,尤指一種根據USB 3.0主控制裝置與USB周邊裝置之間的預定條件,以降低耗電的USB 3.0主控制裝置及其方法。The invention relates to a low power consumption USB 3.0 main control device and a method thereof, in particular to a USB 3.0 main control device and a USB 3.0 main control device according to a predetermined condition between a USB 3.0 main control device and a USB peripheral device method.
請參照第1圖,第1圖係說明USB 3.0主控制裝置100和USB 3.0周邊裝置(USB 3.0 peripheral device)110透過複合電纜(composite cable)120連結的示意圖。如第1圖所示,USB 3.0主控制裝置100的電路實體層(physical layer)可分為支援超高傳輸速度(USB 3.0)的超高速傳輸電路(super speed circuit)102以及支援非超高速傳輸速度(USB 2.0,USB 1.1,USB 1.0)的非超高速傳輸電路(non-super speed circuit)104,其中非超高速傳輸度電路104又分為高速傳輸(high speed)電路1042、全速(full speed)電路1044及低速(low speed)電路1046。同理,USB 3.0周邊裝置110(不包括USB3.0集線器)內亦有支援超高速傳輸速度的超高速傳輸電路112以及支援非超高速傳輸速度的非超高速傳輸電路114,其中USB 3.0主控制裝置100的超高速傳輸電路102透過複合電纜120的第一連結線122和USB 3.0周邊裝置110的超高速傳輸電路112溝通,以及USB 3.0主控制裝置100的非超高速傳輸電路104透過複合電纜120的第二連結線124和USB 3.0周邊裝置110的非超高速傳輸電路114溝通,且USB 3.0主控制裝置100的超高速傳輸電路102和非超高速傳輸電路104不會同時分別透過複合電纜120的第一連結線122和第二連結線124和USB 3.0周邊裝置110的超高速傳輸電路112和非超高速傳輸電路114溝通。另外,非USB 3.0週邊裝置僅具有支援非超高傳輸速度的非超高速傳輸電路(圖未示)。因此,非USB 3.0週邊裝置的非超高速傳輸電路僅能透過複合電纜120的第二連結線124和USB 3.0主控制裝置100的非超高速傳輸電路104溝通。Please refer to FIG. 1. FIG. 1 is a schematic diagram showing the connection between the USB 3.0 main control device 100 and the USB 3.0 peripheral device 110 via a composite cable 120. As shown in FIG. 1, the physical layer of the USB 3.0 main control device 100 can be divided into a super speed circuit 102 supporting ultra high transmission speed (USB 3.0) and supporting non-super high speed transmission. A non-super speed circuit 104 of speed (USB 2.0, USB 1.1, USB 1.0), wherein the non-super high speed transmission circuit 104 is further divided into a high speed circuit 1042 and a full speed (full speed). Circuit 1044 and low speed circuit 1046. Similarly, the USB 3.0 peripheral device 110 (excluding the USB 3.0 hub) also has an ultra-high-speed transmission circuit 112 supporting ultra-high-speed transmission speed and a non-super-fast transmission circuit 114 supporting non-super-fast transmission speed, among which USB 3.0 main control The ultra high speed transmission circuit 102 of the device 100 communicates with the ultra-high speed transmission circuit 112 of the USB 3.0 peripheral device 110 through the first connection line 122 of the composite cable 120, and the non-super high speed transmission circuit 104 of the USB 3.0 main control device 100 transmits the composite cable 120. The second connection line 124 communicates with the non-super high speed transmission circuit 114 of the USB 3.0 peripheral device 110, and the ultra high speed transmission circuit 102 and the non-super high speed transmission circuit 104 of the USB 3.0 main control device 100 do not simultaneously pass through the composite cable 120, respectively. The first connection line 122 and the second connection line 124 communicate with the ultra high speed transmission circuit 112 of the USB 3.0 peripheral device 110 and the non-super high speed transmission circuit 114. In addition, non-USB 3.0 peripheral devices only have non-super high speed transmission circuits (not shown) that support non-Ultra high transmission speeds. Therefore, the non-super high speed transmission circuit of the non-USB 3.0 peripheral device can only communicate with the non-super high speed transmission circuit 104 of the USB 3.0 main control device 100 through the second connection line 124 of the composite cable 120.
如第1圖所示,在先前技術中,當USB 3.0周邊裝置110連接上USB 3.0主控制裝置100時,不論USB 3.0主控制裝置100和USB 3.0周邊裝置110之間的資料傳輸量和USB 3.0主控制裝置100的電源管理政策為何,USB 3.0主控制裝置100的超高速傳輸電路102及非超高速傳輸電路104總是呈現開啟狀態,亦即USB 3.0主控制裝置100並不會根據USB 3.0主控制裝置與USB 3.0周邊裝置之間的資料傳輸量和USB 3.0主控制裝置100的電源管理政策,決定使用超高速傳輸電路102與USB 3.0周邊裝置110的超高速傳輸電路112連結並關閉非超高速傳輸電路104,或是使用非超高速傳輸電路104與USB 3.0周邊裝置110的非超高速傳輸電路114連結並關閉超高速傳輸電路102。如此,USB 3.0主控制裝置100將耗費許多不必要的電能。As shown in FIG. 1, in the prior art, when the USB 3.0 peripheral device 110 is connected to the USB 3.0 main control device 100, regardless of the amount of data transfer between the USB 3.0 main control device 100 and the USB 3.0 peripheral device 110 and USB 3.0, The power management policy of the main control device 100 is such that the ultra-high speed transmission circuit 102 and the non-super high speed transmission circuit 104 of the USB 3.0 main control device 100 are always turned on, that is, the USB 3.0 main control device 100 is not based on the USB 3.0 main. The data transfer amount between the control device and the USB 3.0 peripheral device and the power management policy of the USB 3.0 main control device 100 determine that the ultra high speed transmission circuit 102 is connected to the ultra high speed transmission circuit 112 of the USB 3.0 peripheral device 110 and the non-super high speed is turned off. The transmission circuit 104, or the non-super high speed transmission circuit 104, is connected to the non-super high speed transmission circuit 114 of the USB 3.0 peripheral device 110 and the ultra high speed transmission circuit 102 is turned off. As such, the USB 3.0 host control device 100 will consume a lot of unnecessary power.
本發明的一實施例提供一種低耗電的USB 3.0主控制裝置。該USB 3.0主控制裝置包含一超高速傳輸電路、一非超高速傳輸電路及一控制模組。該超高速傳輸電路係用以一第一傳輸速度傳送資料;該非超高速傳輸電路係用以一第二傳輸速度、一第三傳輸速度或一第四傳輸速度傳送資料,其中該第一傳輸速度高於該第二傳輸速度、該第三傳輸速度與該四傳輸速度;該控制模組係耦接於該超高速傳輸電路與該非超高速傳輸電路,用以根據一預定條件,控制該超高速傳輸電路或該非超高速傳輸電路與一USB週邊裝置進行一資料傳輸,以及開啟或關閉該超高速傳輸電路及該非超高速傳輸電路。An embodiment of the present invention provides a USB 3.0 main control device with low power consumption. The USB 3.0 main control device comprises an ultra high speed transmission circuit, a non-super high speed transmission circuit and a control module. The ultra-high speed transmission circuit transmits data for a first transmission speed; the non-super high speed transmission circuit transmits data for a second transmission speed, a third transmission speed or a fourth transmission speed, wherein the first transmission speed The control module is coupled to the ultra-high speed transmission circuit and the non-super high speed transmission circuit for controlling the ultra-high speed according to a predetermined condition. The control module is coupled to the ultra-high speed transmission circuit and the non-super high speed transmission circuit. The transmission circuit or the non-super high speed transmission circuit performs a data transmission with a USB peripheral device, and turns on or off the ultra high speed transmission circuit and the non-super high speed transmission circuit.
本發明的另一實施例提供一種降低USB 3.0主控制裝置耗電的方法。該方法包含連接一USB周邊裝置至一USB 3.0主控制裝置;一控制模組根據一預定條件,控制該USB 3.0主控制裝置的超高速傳輸電路或該USB 3.0主控制裝置的非超高速傳輸電路與該USB週邊裝置進行一資料傳輸,以及開啟或關閉該超高速傳輸電路及該非超高速傳輸電路。Another embodiment of the present invention provides a method of reducing power consumption of a USB 3.0 host control device. The method comprises connecting a USB peripheral device to a USB 3.0 main control device; a control module controlling the ultra-high speed transmission circuit of the USB 3.0 main control device or the non-super high speed transmission circuit of the USB 3.0 main control device according to a predetermined condition Performing a data transmission with the USB peripheral device, and turning on or off the ultra high speed transmission circuit and the non-super high speed transmission circuit.
本發明提供的一種低耗電的USB3.0主控制裝置及降低USB 3.0主控制裝置耗電的方法。該USB3.0主控制裝置及方法係根據一USB周邊裝置(USB3.0周邊裝置)與該USB 3.0主控制裝置之間的資料傳輸量,或根據該USB周邊裝置(USB3.0周邊裝置)與該USB 3.0主控制裝置之間的資料傳輸量及一切換傳輸損失符合一電源管理政策,決定該USB周邊裝置(USB3.0周邊裝置)與該USB 3.0主控制裝置之間的連結係為一超高速傳輸連結或是一非超高速傳輸連結。另外,當該USB周邊裝置(USB3.0周邊裝置)的非超高速傳輸電路連接該USB 3.0主控制裝置的非超高速傳輸電路時,關閉該USB 3.0主控制裝置的超高速傳輸電路;同理,當該USB周邊裝置(USB3.0周邊裝置)的超高速傳輸電路連結該USB 3.0主控制裝置之超高速傳輸電路時,關閉該USB 3.0主控制裝置的非超高速傳輸電路。如此,本發明可節省該USB 3.0主控制裝置內許多不必要耗費的電能。The invention provides a low power consumption USB3.0 main control device and a method for reducing the power consumption of the USB 3.0 main control device. The USB3.0 main control device and method are based on a data transmission amount between a USB peripheral device (USB3.0 peripheral device) and the USB 3.0 main control device, or according to the USB peripheral device (USB3.0 peripheral device) and The data transmission amount and the switching transmission loss between the USB 3.0 main control device conform to a power management policy, and the connection between the USB peripheral device (USB3.0 peripheral device) and the USB 3.0 main control device is determined to be a super High-speed transmission link or a non-super high speed transmission link. In addition, when the non-super high speed transmission circuit of the USB peripheral device (USB3.0 peripheral device) is connected to the non-super high speed transmission circuit of the USB 3.0 main control device, the ultra high speed transmission circuit of the USB 3.0 main control device is turned off; When the ultra-high speed transmission circuit of the USB peripheral device (USB3.0 peripheral device) is connected to the ultra-high speed transmission circuit of the USB 3.0 main control device, the non-super high speed transmission circuit of the USB 3.0 main control device is turned off. Thus, the present invention can save a lot of unnecessary power consumption in the USB 3.0 main control device.
請參照第2圖,第2圖係為本發明的一實施例說明一種低耗電的USB 3.0主控制裝置200的示意圖。USB 3.0主控制裝置200包含一超高速傳輸電路202、一非超高速傳輸電路204及一控制模組206。超高速傳輸電路202係用以一第一傳輸速度傳送資料。非超高速傳輸電路204包含高速傳輸電路2042、全速傳輸電路2044及低速傳輸電路2046,因此非超高速傳輸電路204可選擇性地以一第二傳輸速度(高速傳輸電路2042)、一第三傳輸速度(全速傳輸電路2044)或一第四傳輸速度(低速傳輸電路2046)傳送資料,其中第一傳輸速度係高於第二傳輸速度、第三傳輸速度與第四傳輸速度。控制模組206係耦接於超高速傳輸電路202與非超高速傳輸電路204,係用以根據一預定條件,控制該超高速傳輸電路或該非超高速傳輸電路與一USB週邊裝置進行一資料傳輸,以及開啟或關閉該超高速傳輸電路及該非超高速傳輸電路。另外,控制模組206係透過一硬體、一軟體或一韌體實現。Please refer to FIG. 2, which is a schematic diagram of a USB 3.0 main control device 200 with low power consumption according to an embodiment of the present invention. The USB 3.0 main control device 200 includes an ultra high speed transmission circuit 202, a non-super high speed transmission circuit 204, and a control module 206. The ultra high speed transmission circuit 202 is for transmitting data at a first transmission speed. The non-super high speed transmission circuit 204 includes a high speed transmission circuit 2042, a full speed transmission circuit 2044, and a low speed transmission circuit 2046. Therefore, the non-super high speed transmission circuit 204 can selectively use a second transmission speed (high speed transmission circuit 2042), a third transmission. The speed (full speed transmission circuit 2044) or a fourth transmission speed (low speed transmission circuit 2046) transmits data, wherein the first transmission speed is higher than the second transmission speed, the third transmission speed, and the fourth transmission speed. The control module 206 is coupled to the ultra-high speed transmission circuit 202 and the non-super high speed transmission circuit 204 for controlling the ultra high speed transmission circuit or the non-super high speed transmission circuit to perform a data transmission with a USB peripheral device according to a predetermined condition. And turning on or off the ultra high speed transmission circuit and the non-super high speed transmission circuit. In addition, the control module 206 is implemented by a hardware, a software or a firmware.
請參照第3A圖,第3A圖係為說明USB週邊裝置208係為一USB 3.0週邊裝置的示意圖。如第3A圖所示,USB週邊裝置208包含一超高速傳輸電路212及一非超高速傳輸電路214。另外,USB 3.0主控制裝置200的超高速傳輸電路202係透過複合電纜120的第一連結線122和USB周邊裝置208的超高速傳輸電路212溝通,以及USB 3.0主控制裝置200的非超高速傳輸電路204係透過複合電纜120的第二連結線124和USB周邊裝置208的非超高速傳輸電路214溝通,且USB 3.0主控制裝置200的超高速傳輸電路202和非超高速傳輸電路204不會同時分別透過複合電纜120的第一連結線122和第二連結線124和USB周邊裝置208的超高速傳輸電路212和非超高速傳輸電路214溝通。Please refer to FIG. 3A. FIG. 3A is a schematic diagram illustrating the USB peripheral device 208 being a USB 3.0 peripheral device. As shown in FIG. 3A, the USB peripheral device 208 includes an ultra high speed transmission circuit 212 and a non-super high speed transmission circuit 214. In addition, the ultra-high speed transmission circuit 202 of the USB 3.0 main control device 200 communicates with the ultra-high speed transmission circuit 212 of the USB peripheral device 208 through the first connection line 122 of the composite cable 120, and the non-super high speed transmission of the USB 3.0 main control device 200. The circuit 204 communicates with the non-super high speed transmission circuit 214 of the USB peripheral device 208 through the second connection line 124 of the composite cable 120, and the ultra high speed transmission circuit 202 and the non-super high speed transmission circuit 204 of the USB 3.0 main control device 200 are not simultaneously The first connecting line 122 and the second connecting line 124 of the composite cable 120 and the ultra high speed transmission circuit 212 of the USB peripheral device 208 and the non-super high speed transmission circuit 214 are respectively communicated.
如第3A圖所示,當USB 3.0主控制裝置200與USB週邊裝置208初始連接時,控制模組206根據一USB 3.0的規範,控制超高速傳輸電路202與USB週邊裝置208的超高速傳輸電路212進行資料傳輸,並關閉非超高速傳輸電路204。當USB 3.0主控制裝置200與USB週邊裝置208間之資料傳輸量大於一預設值時,控制模組206繼續控制超高速傳輸電路202與USB週邊裝置208的超高速傳輸電路212進行資料傳輸,以及繼續關閉非超高速傳輸電路204。當USB 3.0主控制裝置200與USB週邊裝置208間之資料傳輸量小於或等於預設值時,控制模組206先開啟非超高速傳輸電路204,再關閉超高速傳輸電路202且控制非超高速傳輸電路204與USB週邊裝置208的非超高速傳輸電路214進行資料傳輸。在本發明的另一實施例中,當USB 3.0主控制裝置200與USB週邊裝置208間之資料傳輸量小於或等於預設值,以及一切換傳輸損失符合一電源管理政策時,控制模組206先開啟非超高速傳輸電路204,再關閉超高速傳輸電路202且控制非超高速傳輸電路204與USB週邊裝置208的非超高速傳輸電路214進行資料傳輸。亦即因為控制模組206關閉超高速傳輸電路202並開啟非超高速傳輸電路204,所以USB週邊裝置208的超高速傳輸電路212與USB 3.0主控制裝置200的超高速傳輸電路202的連接關閉;而USB週邊裝置208係根據USB 3.0的規範,以非超高速傳輸電路214和USB 3.0主控制裝置200的非超高速傳輸電路204進行資料傳輸。如果USB 3.0主控制裝置200與USB週邊裝置208間之資料傳輸量小於或等於預設值,以及切換傳輸損失不符合電源管理政策時,控制模組206不會開啟非超高速傳輸電路204,與關閉超高速傳輸電路202。另外,當控制模組206關閉超高速傳輸電路202並開啟非超高速傳輸電路204時,控制模組206亦可發出一重置訊號至USB週邊裝置208。當USB週邊裝置208接收到重置訊號時,USB週邊裝置208根據USB 3.0的規範,先偵測USB 3.0主控制裝置200的超高速傳輸電路202是否開啟,再偵測USB 3.0主控制裝置200的非超高速傳輸電路204是否開啟。然後,因為超高速傳輸電路202係為關閉,所以USB週邊裝置208決定利用非超高速傳輸電路214和USB 3.0主控制裝置200的非超高速傳輸電路204進行資料傳輸。另外,在關閉超高速傳輸電路202後,當USB 3.0主控制裝置200與USB週邊裝置208間之資料傳輸量再度大於預設值,或USB 3.0主控制裝置200與USB週邊裝置208間之資料傳輸量再度大於預設值且切換傳輸損失符合電源管理政策時,控制模組206重新開啟超高速傳輸電路202,並發出一重置訊號至USB週邊裝置208。但當USB 3.0主控制裝置200與USB週邊裝置208間之資料傳輸量再度大於預設值且切換傳輸損失不符合電源管理政策時,控制模組206不會重新開啟超高速傳輸電路202,且不會發出一重置訊號至USB週邊裝置208。當USB週邊裝置208接收到重置訊號時,USB週邊裝置208根據USB 3.0的規範,先偵測USB 3.0主控制裝置200的超高速傳輸電路202是否開啟,再偵測USB 3.0主控制裝置200的非超高速傳輸電路204是否開啟。然後,因為超高速傳輸電路202係為開啟,所以USB週邊裝置208決定利用超高速傳輸電路212和USB 3.0主控制裝置200的超高速傳輸電路202進行資料傳輸,且控制模組206再度關閉非超高速傳輸電路204。As shown in FIG. 3A, when the USB 3.0 main control device 200 is initially connected to the USB peripheral device 208, the control module 206 controls the ultra-high speed transmission circuit of the ultra-high speed transmission circuit 202 and the USB peripheral device 208 according to a USB 3.0 specification. 212 performs data transfer and turns off the non-super high speed transmission circuit 204. When the data transmission amount between the USB 3.0 main control device 200 and the USB peripheral device 208 is greater than a preset value, the control module 206 continues to control the ultra-high-speed transmission circuit 202 and the ultra-high-speed transmission circuit 212 of the USB peripheral device 208 for data transmission. And continuing to turn off the non-super high speed transmission circuit 204. When the data transmission amount between the USB 3.0 main control device 200 and the USB peripheral device 208 is less than or equal to a preset value, the control module 206 first turns on the non-super high speed transmission circuit 204, then turns off the ultra high speed transmission circuit 202 and controls the non-super high speed. The transmission circuit 204 performs data transmission with the non-super high speed transmission circuit 214 of the USB peripheral device 208. In another embodiment of the present invention, when the data transmission amount between the USB 3.0 main control device 200 and the USB peripheral device 208 is less than or equal to a preset value, and a switching transmission loss conforms to a power management policy, the control module 206 The non-super high speed transmission circuit 204 is turned on first, then the ultra high speed transmission circuit 202 is turned off and the non-super high speed transmission circuit 204 and the non-super high speed transmission circuit 214 of the USB peripheral device 208 are controlled for data transmission. That is, because the control module 206 turns off the ultra high speed transmission circuit 202 and turns on the non-super high speed transmission circuit 204, the connection between the ultra high speed transmission circuit 212 of the USB peripheral device 208 and the ultra high speed transmission circuit 202 of the USB 3.0 main control device 200 is turned off; The USB peripheral device 208 performs data transmission by the non-super high speed transmission circuit 214 and the non-super high speed transmission circuit 204 of the USB 3.0 main control device 200 according to the specification of USB 3.0. If the data transmission amount between the USB 3.0 main control device 200 and the USB peripheral device 208 is less than or equal to a preset value, and the switching transmission loss does not comply with the power management policy, the control module 206 does not turn on the non-super high speed transmission circuit 204, and The ultra high speed transmission circuit 202 is turned off. In addition, when the control module 206 turns off the ultra high speed transmission circuit 202 and turns on the non-super high speed transmission circuit 204, the control module 206 can also send a reset signal to the USB peripheral device 208. When the USB peripheral device 208 receives the reset signal, the USB peripheral device 208 first detects whether the ultra-high-speed transmission circuit 202 of the USB 3.0 main control device 200 is turned on according to the specification of USB 3.0, and then detects the USB 3.0 main control device 200. Whether the non-super high speed transmission circuit 204 is turned on. Then, since the ultra high speed transmission circuit 202 is turned off, the USB peripheral device 208 decides to use the non-super high speed transmission circuit 214 and the non-super high speed transmission circuit 204 of the USB 3.0 main control device 200 for data transmission. In addition, after the ultra-high speed transmission circuit 202 is turned off, when the data transmission amount between the USB 3.0 main control device 200 and the USB peripheral device 208 is again greater than a preset value, or the data transmission between the USB 3.0 main control device 200 and the USB peripheral device 208 When the amount is again greater than the preset value and the switching loss is in compliance with the power management policy, the control module 206 re-opens the ultra-high speed transmission circuit 202 and sends a reset signal to the USB peripheral device 208. However, when the data transmission amount between the USB 3.0 main control device 200 and the USB peripheral device 208 is again greater than a preset value and the switching transmission loss does not comply with the power management policy, the control module 206 does not restart the ultra high speed transmission circuit 202, and does not A reset signal will be sent to the USB peripheral device 208. When the USB peripheral device 208 receives the reset signal, the USB peripheral device 208 first detects whether the ultra-high-speed transmission circuit 202 of the USB 3.0 main control device 200 is turned on according to the specification of USB 3.0, and then detects the USB 3.0 main control device 200. Whether the non-super high speed transmission circuit 204 is turned on. Then, since the ultra high speed transmission circuit 202 is turned on, the USB peripheral device 208 decides to use the ultra high speed transmission circuit 212 and the ultra high speed transmission circuit 202 of the USB 3.0 main control device 200 for data transmission, and the control module 206 turns off the non-super High speed transmission circuit 204.
請參照第3B圖,第3B圖係為說明USB週邊裝置208係為一非USB 3.0週邊裝置的示意圖。如第3B圖所示,USB週邊裝置208包含一非超高速傳輸電路214。因為USB週邊裝置208僅包含一非超高速傳輸電路214,所以控制模組206控制USB 3.0主控制裝置200的非超高速傳輸電路204透過複合電纜120的第二連結線124和USB周邊裝置208的非超高速傳輸電路214溝通,並關閉超高速傳輸電路202。Please refer to FIG. 3B. FIG. 3B is a schematic diagram illustrating the USB peripheral device 208 being a non-USB 3.0 peripheral device. As shown in FIG. 3B, USB peripheral device 208 includes a non-super high speed transmission circuit 214. Because the USB peripheral device 208 includes only one non-super high speed transmission circuit 214, the control module 206 controls the non-super high speed transmission circuit 204 of the USB 3.0 main control device 200 to pass through the second connection line 124 of the composite cable 120 and the USB peripheral device 208. The non-super high speed transmission circuit 214 communicates and turns off the ultra high speed transmission circuit 202.
請參照第4圖,第4圖係為本發明的另一實施例說明降低USB 3.0主控制裝置耗電的方法的流程圖。第4圖之方法係利用第3A圖的USB 3.0主控制裝置200和USB周邊裝置208說明,詳細步驟如下:步驟400:開始;步驟402:連接USB周邊裝置208至USB 3.0主控制裝置200;步驟404:控制模組206控制USB 3.0主控制裝置200的超高速傳輸電路202與USB周邊裝置208的超高速傳輸電路212進行連接,並關閉USB 3.0主控制裝置200的非超高速傳輸電路204;步驟406:控制模組206判斷USB 3.0主控制裝置200與USB週邊裝置208間之資料傳輸量是否大於預設值;如果是,進行步驟408;如果否,跳至步驟410;步驟408:控制模組206控制USB 3.0主控制裝置200的超高速傳輸電路202與USB週邊裝置208進行資料傳輸,跳回步驟406;步驟410:控制模組206先開啟USB 3.0主控制裝置200的非超高速傳輸電路204以及關閉超高速傳輸電路202,並控制非超高速傳輸電路204與USB週邊裝置208的非超高速傳輸電路214進行資料傳輸,跳回步驟406。Please refer to FIG. 4, which is a flowchart illustrating a method for reducing power consumption of a USB 3.0 main control device according to another embodiment of the present invention. The method of FIG. 4 is illustrated by the USB 3.0 main control device 200 and the USB peripheral device 208 of FIG. 3A. The detailed steps are as follows: Step 400: Start; Step 402: Connect the USB peripheral device 208 to the USB 3.0 main control device 200; 404: The control module 206 controls the ultra high speed transmission circuit 202 of the USB 3.0 main control device 200 to connect with the ultra high speed transmission circuit 212 of the USB peripheral device 208, and turns off the non-super high speed transmission circuit 204 of the USB 3.0 main control device 200; 406: The control module 206 determines whether the data transmission amount between the USB 3.0 main control device 200 and the USB peripheral device 208 is greater than a preset value; if yes, proceed to step 408; if not, skip to step 410; step 408: control module 206 controls the super high speed transmission circuit 202 of the USB 3.0 main control device 200 to perform data transmission with the USB peripheral device 208, and jumps back to step 406; Step 410: The control module 206 first turns on the non-super high speed transmission circuit 204 of the USB 3.0 main control device 200. And the ultra high speed transmission circuit 202 is turned off, and the non-super high speed transmission circuit 204 and the non-super high speed transmission circuit 214 of the USB peripheral device 208 are controlled to perform data transmission, and the process returns to step 406.
在步驟402中,USB週邊裝置208係為USB 3.0週邊裝置。在 步驟404中,當USB 3.0主控制裝置200與USB週邊裝置208間初始連接時,控制模組206根據USB 3.0的規範,控制超高速傳輸電路202與USB週邊裝置208的超高速傳輸電路212進行連接並關閉USB 3.0主控制裝置200的非超高速傳輸電路204,其中超高速傳輸電路202係用以第一傳輸速度傳送資料。在步驟408中,當USB 3.0主控制裝置200與USB週邊裝置208間之資料傳輸的量大於預設值時,控制模組206控制USB 3.0主控制裝置200的超高速傳輸電路202與USB週邊裝置208的超高速傳輸電路212進行資料傳輸,並關閉USB 3.0主控制裝置200的非超高速傳輸電路204。在步驟410中,當USB 3.0主控制裝置200與USB週邊裝置208間之資料傳輸的量小於或等於預設值時,控制模組206先開啟USB 3.0主控制裝置200的非超高速傳輸電路204以及關閉超高速傳輸電路202,並控制USB 3.0主控制裝置200的非超高速傳輸電路204與USB週邊裝置208的非超高速傳輸電路214進行資料傳輸。而USB 3.0主控制裝置200的非超高速傳輸電路204係用以第二傳輸速度(高速傳輸電路2042)、第三傳輸速度(全速傳輸電路2044)或第四傳輸速度(低速傳輸電路2046)傳送資料,其中超高速傳輸電路202的第一傳輸速度係高於第二傳輸速度、第三傳輸速度與四傳輸速度。另外,在步驟410中,當控制模組206關閉超高速傳輸電路202並開啟非超高速傳輸電路204時,控制模組206亦可發出一重置訊號至USB週邊裝置208。當USB週邊裝置208接收到重置訊號時,USB週邊裝置208根據USB 3.0的規範,先偵測USB 3.0主控制裝置200的超高速傳輸電路202是否開啟,再偵測USB 3.0主控制裝置200的 非超高速傳輸電路204是否開啟。然後,因為超高速傳輸電路202係為關閉,所以USB週邊裝置208決定利用非超高速傳輸電路214和USB 3.0主控制裝置200的非超高速傳輸電路204進行資料傳輸。另外,在步驟406和408中,在關閉超高速傳輸電路202後,當USB 3.0主控制裝置200與USB週邊裝置208間之資料傳輸量再度大於預設值時,控制模組206重新開啟超高速傳輸電路202,並發出重置訊號至USB週邊裝置208。當USB週邊裝置208接收到重置訊號時,USB週邊裝置208根據USB 3.0的規範,先偵測USB 3.0主控制裝置200的超高速傳輸電路202是否開啟,再偵測USB 3.0主控制裝置200的非超高速傳輸電路204是否開啟。然後,因為超高速傳輸電路202係為開啟,所以USB週邊裝置208決定利用超高速傳輸電路212和USB 3.0主控制裝置200的超高速傳輸電路202進行資料傳輸,且控制模組206再度關閉非超高速傳輸電路204。In step 402, the USB peripheral device 208 is a USB 3.0 peripheral device. in In step 404, when the USB 3.0 main control device 200 and the USB peripheral device 208 are initially connected, the control module 206 controls the ultra high speed transmission circuit 202 to connect with the ultra high speed transmission circuit 212 of the USB peripheral device 208 according to the specification of USB 3.0. And the non-super high speed transmission circuit 204 of the USB 3.0 main control device 200 is turned off, wherein the ultra high speed transmission circuit 202 transmits the data at the first transmission speed. In step 408, when the amount of data transmission between the USB 3.0 main control device 200 and the USB peripheral device 208 is greater than a preset value, the control module 206 controls the ultra-high speed transmission circuit 202 and the USB peripheral device of the USB 3.0 main control device 200. The ultra high speed transmission circuit 212 of 208 performs data transmission and turns off the non-super high speed transmission circuit 204 of the USB 3.0 main control device 200. In step 410, when the amount of data transmission between the USB 3.0 main control device 200 and the USB peripheral device 208 is less than or equal to a preset value, the control module 206 first turns on the non-super high speed transmission circuit 204 of the USB 3.0 main control device 200. And the ultra high speed transmission circuit 202 is turned off, and the non-super high speed transmission circuit 204 of the USB 3.0 main control device 200 and the non-super high speed transmission circuit 214 of the USB peripheral device 208 are controlled for data transmission. The non-super high speed transmission circuit 204 of the USB 3.0 main control device 200 is used for transmitting the second transmission speed (high speed transmission circuit 2042), the third transmission speed (full speed transmission circuit 2044), or the fourth transmission speed (low speed transmission circuit 2046). The data, wherein the first transmission speed of the ultra high speed transmission circuit 202 is higher than the second transmission speed, the third transmission speed, and the fourth transmission speed. In addition, in step 410, when the control module 206 turns off the ultra high speed transmission circuit 202 and turns on the non-super high speed transmission circuit 204, the control module 206 can also send a reset signal to the USB peripheral device 208. When the USB peripheral device 208 receives the reset signal, the USB peripheral device 208 first detects whether the ultra-high-speed transmission circuit 202 of the USB 3.0 main control device 200 is turned on according to the specification of USB 3.0, and then detects the USB 3.0 main control device 200. Whether the non-super high speed transmission circuit 204 is turned on. Then, since the ultra high speed transmission circuit 202 is turned off, the USB peripheral device 208 decides to use the non-super high speed transmission circuit 214 and the non-super high speed transmission circuit 204 of the USB 3.0 main control device 200 for data transmission. In addition, in steps 406 and 408, after the ultra-high speed transmission circuit 202 is turned off, when the data transmission amount between the USB 3.0 main control device 200 and the USB peripheral device 208 is again greater than a preset value, the control module 206 re-turns the ultra-high speed. The circuit 202 is transmitted and a reset signal is sent to the USB peripheral device 208. When the USB peripheral device 208 receives the reset signal, the USB peripheral device 208 first detects whether the ultra-high-speed transmission circuit 202 of the USB 3.0 main control device 200 is turned on according to the specification of USB 3.0, and then detects the USB 3.0 main control device 200. Whether the non-super high speed transmission circuit 204 is turned on. Then, since the ultra high speed transmission circuit 202 is turned on, the USB peripheral device 208 decides to use the ultra high speed transmission circuit 212 and the ultra high speed transmission circuit 202 of the USB 3.0 main control device 200 for data transmission, and the control module 206 turns off the non-super High speed transmission circuit 204.
另外,在本發明的另一實施例中,當USB週邊裝置208係為一非USB 3.0週邊裝置時,控制模組206控制USB 3.0主控制裝置200的非超高速傳輸電路204透過複合電纜120的第二連結線124和USB周邊裝置208的非超高速傳輸電路214溝通,並關閉超高速傳輸電路202。In addition, in another embodiment of the present invention, when the USB peripheral device 208 is a non-USB 3.0 peripheral device, the control module 206 controls the non-super high speed transmission circuit 204 of the USB 3.0 main control device 200 to pass through the composite cable 120. The second connection line 124 communicates with the non-super high speed transmission circuit 214 of the USB peripheral device 208 and turns off the ultra high speed transmission circuit 202.
請參照第5圖,第5圖係為本發明的另一實施例說明降低USB 3.0主控制裝置耗電的方法的流程圖。第5圖之方法係利用第3A圖的USB 3.0主控制裝置200和USB周邊裝置208說明,詳細步驟如 下:步驟500:開始;步驟502:連接USB周邊裝置208至USB 3.0主控制裝置200;步驟504:控制模組206控制USB 3.0主控制裝置200的超高速傳輸電路202與USB周邊裝置208的超高速傳輸電路212進行連接,並關閉USB 3.0主控制裝置200的非超高速傳輸電路204;步驟506:控制模組206判斷USB 3.0主控制裝置200與USB週邊裝置208間之資料傳輸量是否大於預設值以及切換傳輸損失是否符合電源管理政策;如果是,進行步驟508;如果否,跳至步驟510;步驟508:控制模組206控制USB 3.0主控制裝置200的超高速傳輸電路202與USB週邊裝置208進行資料傳輸,跳回步驟506;步驟510:控制模組206先開啟USB 3.0主控制裝置200的非超高速傳輸電路204以及關閉超高速傳輸電路202,並控制非超高速傳輸電路204與USB週邊裝置208的非超高速傳輸電路214進行資料傳輸,跳回步驟506。Please refer to FIG. 5. FIG. 5 is a flow chart showing a method for reducing the power consumption of the USB 3.0 main control device according to another embodiment of the present invention. The method of FIG. 5 is illustrated by the USB 3.0 main control device 200 and the USB peripheral device 208 of FIG. 3A, and the detailed steps are as follows. Next: Step 500: Start; Step 502: Connect the USB peripheral device 208 to the USB 3.0 main control device 200; Step 504: The Control Module 206 controls the super high speed transmission circuit 202 of the USB 3.0 main control device 200 and the USB peripheral device 208. The high speed transmission circuit 212 is connected, and the non-super high speed transmission circuit 204 of the USB 3.0 main control device 200 is turned off; Step 506: The control module 206 determines whether the data transmission amount between the USB 3.0 main control device 200 and the USB peripheral device 208 is greater than the pre- Set value and switch transmission loss to comply with the power management policy; if yes, go to step 508; if no, go to step 510; Step 508: Control module 206 controls the ultra-high speed transmission circuit 202 and USB peripheral of the USB 3.0 main control device 200 The device 208 performs data transmission, and jumps back to step 506. Step 510: The control module 206 first turns on the non-super high speed transmission circuit 204 of the USB 3.0 main control device 200 and turns off the ultra high speed transmission circuit 202, and controls the non-super high speed transmission circuit 204 and The non-super high speed transmission circuit 214 of the USB peripheral device 208 performs data transmission and jumps back to step 506.
第5圖的實施例和第4圖的實施例的差別在於步驟506中,控制模組206不僅判斷USB 3.0主控制裝置200與USB週邊裝置208間之資料傳輸量是否大於預設值,亦判斷切換傳輸損失是否符合電 源管理政策。因此,當切換傳輸損失不符合電源管理政策時,控制模組206係維持USB 3.0主控制裝置200和USB週邊裝置208之間現有的連接。另外,第5圖的實施例的其餘操作原理皆和第4圖的實施例相同,在此不再贅述。The difference between the embodiment of FIG. 5 and the embodiment of FIG. 4 is that, in step 506, the control module 206 determines not only whether the data transmission amount between the USB 3.0 main control device 200 and the USB peripheral device 208 is greater than a preset value, but also determines Switching transmission loss is in line with electricity Source management policy. Therefore, when the switching loss is not in compliance with the power management policy, the control module 206 maintains the existing connection between the USB 3.0 host control device 200 and the USB peripheral device 208. In addition, the remaining operating principles of the embodiment of FIG. 5 are the same as those of the embodiment of FIG. 4, and details are not described herein again.
綜上所述,本發明所提供的低耗電的USB3.0主控制裝置及降低USB 3.0主控制裝置耗電的方法係根據USB周邊裝置(USB3.0周邊裝置)與USB 3.0主控制裝置之間的資料傳輸量,或根據USB周邊裝置(USB3.0周邊裝置)與USB 3.0主控制裝置之間的資料傳輸量及切換傳輸損失符合電源管理政策,決定USB周邊裝置(USB3.0周邊裝置)與USB 3.0主控制裝置之間的連結係為超高速傳輸連結或是非超高速傳輸連結。另外,當USB周邊裝置(USB3.0周邊裝置)的非超高速傳輸電路連接USB 3.0主控制裝置的非超高速傳輸電路時,關閉USB 3.0主控制裝置的超高速傳輸電路;同理,當USB周邊裝置(USB3.0周邊裝置)的超高速傳輸電路連結USB 3.0主控制裝置的超高速傳輸電路時,關閉USB 3.0主控制裝置的非超高速傳輸電路。如此,本發明可節省USB 3.0主控制裝置內許多不必要耗費的電能。In summary, the low power consumption USB 3.0 main control device provided by the present invention and the method for reducing the power consumption of the USB 3.0 main control device are based on the USB peripheral device (USB3.0 peripheral device) and the USB 3.0 main control device. The amount of data transfer between the USB peripheral devices (USB3.0 peripheral devices) or the data transmission between the USB 3.0 main control device and the USB 3.0 main control device in accordance with the power management policy. The connection with the USB 3.0 main control device is a super high speed transmission link or a non-super high speed transmission link. In addition, when the non-super high speed transmission circuit of the USB peripheral device (USB3.0 peripheral device) is connected to the non-super high speed transmission circuit of the USB 3.0 main control device, the ultra high speed transmission circuit of the USB 3.0 main control device is turned off; similarly, when USB When the ultra-high-speed transmission circuit of the peripheral device (USB3.0 peripheral device) is connected to the ultra-high-speed transmission circuit of the USB 3.0 main control device, the non-super high-speed transmission circuit of the USB 3.0 main control device is turned off. Thus, the present invention can save a lot of unnecessary power consumption in the USB 3.0 main control device.
以上所述僅為本發明之較佳實施例,凡依本發明申請專利範圍所做之均等變化與修飾,皆應屬本發明之涵蓋範圍。The above are only the preferred embodiments of the present invention, and all changes and modifications made to the scope of the present invention should be within the scope of the present invention.
100、200‧‧‧USB 3.0主控制裝置100, 200‧‧‧USB 3.0 main control unit
102、112、202、212‧‧‧超高速傳輸電路102, 112, 202, 212‧‧‧ ultra high speed transmission circuit
104、114、204、214‧‧‧非超高速傳輸電路104, 114, 204, 214‧‧‧ non-super high speed transmission circuits
110‧‧‧USB 3.0周邊裝置110‧‧‧USB 3.0 peripheral device
1042、2042‧‧‧高速傳輸電路1042, 2042‧‧‧High-speed transmission circuit
1044、2044‧‧‧全速傳輸電路1044, 2044‧‧‧ Full speed transmission circuit
1046、2046‧‧‧低速傳輸電路1046, 2046‧‧‧ Low-speed transmission circuit
120‧‧‧複合電纜120‧‧‧Composite cable
122‧‧‧第一連結線122‧‧‧First link
124‧‧‧第二連結線124‧‧‧Second link
206‧‧‧控制模組206‧‧‧Control Module
208‧‧‧USB週邊裝置208‧‧‧USB peripheral device
400-410、500-510‧‧‧步驟400-410, 500-510‧‧ steps
第1圖係說明USB 3.0主控制裝置和USB 3.0周邊裝置的示意圖。Figure 1 is a schematic diagram showing the USB 3.0 main control unit and the USB 3.0 peripheral unit.
第2圖係為本發明的一實施例說明一種低耗電的USB 3.0主控制裝置的示意圖。2 is a schematic diagram showing a low power consumption USB 3.0 main control device according to an embodiment of the present invention.
第3A圖係為說明USB週邊裝置係為USB 3.0週邊裝置的示意圖。Fig. 3A is a schematic view showing that the USB peripheral device is a USB 3.0 peripheral device.
第3B圖係為說明USB週邊裝置係為非USB 3.0週邊裝置的示意圖。Fig. 3B is a schematic view showing that the USB peripheral device is a non-USB 3.0 peripheral device.
第4圖係為本發明的另一實施例說明降低USB 3.0主控制裝置耗電的方法的流程圖。Figure 4 is a flow chart illustrating a method of reducing power consumption of a USB 3.0 host control device in accordance with another embodiment of the present invention.
第5圖係為本發明的另一實施例說明降低USB 3.0主控制裝置耗電的方法的流程圖。Figure 5 is a flow chart illustrating a method of reducing power consumption of a USB 3.0 host control device in accordance with another embodiment of the present invention.
200...USB 3.0主控制裝置200. . . USB 3.0 main control unit
202...超高速傳輸電路202. . . Ultra high speed transmission circuit
204...非超高速傳輸電路204. . . Non-super high speed transmission circuit
206...控制模組206. . . Control module
208...USB週邊裝置208. . . USB peripheral device
120...複合電纜120. . . Composite cable
2042...高速傳輸電路2042. . . High speed transmission circuit
2044...全速傳輸電路2044. . . Full speed transmission circuit
2046...低速傳輸電路2046. . . Low speed transmission circuit
Claims (18)
一種低耗電的USB3.0相容的主控制裝置,包含:一超高速傳輸電路(super speed circuit),用以一第一傳輸速度傳送資料;一非超高速傳輸電路(non-super speed circuit),用以一第二傳輸速度、一第三傳輸速度或一第四傳輸速度傳送資料,其中該第一傳輸速度高於該第二傳輸速度、該第三傳輸速度與該四傳輸速度;及一控制模組,耦接於該超高速傳輸電路與該非超高速傳輸電路,用以當該USB 3.0相容的主控制裝置與一USB 3.0相容的週邊裝置間初始連接時,控制該超高速傳輸電路與該USB 3.0相容的週邊裝置進行一資料傳輸,以及根據該USB 3.0相容的主控制裝置與該USB 3.0相容的週邊裝置間的資料傳輸量,決定是否繼續控制該超高速傳輸電路與該USB 3.0相容的週邊裝置進行該資料傳輸和關閉該非超高速傳輸電路,或關閉該超高速傳輸電路和控制該非超高速傳輸電路與該USB 3.0相容的週邊裝置進行該資料傳輸。 A low power consumption USB 3.0 compatible main control device comprising: a super speed circuit for transmitting data at a first transmission speed; and a non-super speed circuit Transmitting data for a second transmission speed, a third transmission speed, or a fourth transmission speed, wherein the first transmission speed is higher than the second transmission speed, the third transmission speed, and the fourth transmission speed; a control module coupled to the ultra high speed transmission circuit and the non-super high speed transmission circuit for controlling the super high speed when the USB 3.0 compatible main control device is initially connected with a USB 3.0 compatible peripheral device The transmission circuit performs a data transmission with the USB 3.0 compatible peripheral device, and determines whether to continue to control the ultra high speed transmission according to the data transmission amount between the USB 3.0 compatible main control device and the USB 3.0 compatible peripheral device. a circuit with the USB 3.0 compatible peripheral device for transmitting the data and turning off the non-super high speed transmission circuit, or turning off the ultra high speed transmission circuit and controlling the non-super high speed transmission circuit with the USB 3.0 The peripheral device receiving the data transmission. 如請求項1所述之USB 3.0相容的主控制裝置,其中該控制模組另用以根據該USB 3.0相容的主控制裝置與該USB 3.0相容的週邊裝置之間的切換傳輸損失是否符合一電源管理政策,決定是否繼續控制該超高速傳輸電路與該USB 3.0相容的週邊裝 置進行該資料傳輸和關閉該非超高速傳輸電路,或關閉該超高速傳輸電路和控制該非超高速傳輸電路與該USB 3.0相容的週邊裝置進行該資料傳輸。 The USB 3.0 compatible main control device of claim 1, wherein the control module is further configured to: according to whether the switching loss between the USB 3.0 compatible main control device and the USB 3.0 compatible peripheral device is Compliance with a power management policy, deciding whether to continue to control the ultra-high-speed transmission circuit and the USB 3.0 compatible peripheral The data transmission is performed and the non-super high speed transmission circuit is turned off, or the ultra high speed transmission circuit is turned off and the non-super high speed transmission circuit is controlled to perform the data transmission with the USB 3.0 compatible peripheral device. 如請求項1所述之USB 3.0相容的主控制裝置,其中該控制模組根據該USB 3.0相容的主控制裝置與該USB 3.0相容的週邊裝置間的資料傳輸量,決定是否繼續控制該超高速傳輸電路與該USB 3.0相容的週邊裝置進行該資料傳輸和關閉該非超高速傳輸電路,或關閉該超高速傳輸電路和控制該非超高速傳輸電路與該USB 3.0相容的週邊裝置進行該資料傳輸包含:當該USB 3.0相容的主控制裝置與該USB3.0相容的週邊裝置間的資料傳輸量小於或等於一預設值時,該控制模組關閉該超高速傳輸電路以及控制該非超高速傳輸電路與該USB3.0相容的週邊裝置進行該資料傳輸;及當該USB 3.0相容的主控制裝置與該USB3.0相容的週邊裝置間的資料傳輸量大於該預設值時,該控制模組關閉該非超高速傳輸電路以及控制該超高速傳輸電路與該USB3.0相容的週邊裝置進行該資料傳輸。 The USB 3.0 compatible main control device according to claim 1, wherein the control module determines whether to continue control according to a data transmission amount between the USB 3.0 compatible main control device and the USB 3.0 compatible peripheral device. The ultra-high speed transmission circuit performs the data transmission with the USB 3.0 compatible peripheral device and turns off the non-super high speed transmission circuit, or turns off the ultra high speed transmission circuit and controls the non-super high speed transmission circuit to be compatible with the USB 3.0 peripheral device. The data transmission includes: when the data transmission amount between the USB 3.0 compatible main control device and the USB 3.0 compatible peripheral device is less than or equal to a preset value, the control module turns off the ultra high speed transmission circuit and Controlling the non-super high speed transmission circuit to perform the data transmission with the USB 3.0 compatible peripheral device; and when the USB 3.0 compatible main control device and the USB 3.0 compatible peripheral device transmit data amount greater than the pre When set, the control module turns off the non-super high speed transmission circuit and controls the ultra high speed transmission circuit to communicate with the peripheral device compatible with the USB 3.0. 如請求項3所述之USB 3.0相容的主控制裝置,其中當該控制模組關閉該超高速傳輸電路時,該控制模組發出一重置訊號至該USB 3.0相容的週邊裝置,以及該USB3.0相容的週邊裝置根據該重置訊號,與該非超高速傳輸電路進行該資料傳輸。 The USB 3.0 compatible main control device of claim 3, wherein when the control module turns off the ultra high speed transmission circuit, the control module sends a reset signal to the USB 3.0 compatible peripheral device, and The USB 3.0 compatible peripheral device performs the data transmission with the non-super high speed transmission circuit according to the reset signal. 如請求項3所述之USB 3.0相容的主控制裝置,其中在該超高速傳輸電路關閉後,當該USB 3.0相容的主控制裝置與該USB3.0相容的週邊裝置間的資料傳輸量再次大於該預設值時,該控制模組再次開啟該超高速傳輸電路以及發出一重置訊號至該USB 3.0相容的週邊裝置;其中該USB3.0相容的週邊裝置根據該重置訊號超高速傳輸電路進行該資料傳輸。 The USB 3.0 compatible main control device of claim 3, wherein after the ultra high speed transmission circuit is turned off, data transmission between the USB 3.0 compatible main control device and the USB 3.0 compatible peripheral device is performed. When the amount is greater than the preset value again, the control module turns on the ultra high speed transmission circuit again and issues a reset signal to the USB 3.0 compatible peripheral device; wherein the USB 3.0 compatible peripheral device is reset according to the The signal super high speed transmission circuit performs the data transmission. 一種降低USB 3.0相容的主控制裝置耗電的方法,其中該USB 3.0相容的主控制裝置包含一超高速傳輸電路、一非超高速傳輸電路和一控制模組,該方法包含:初始連接一USB 3.0相容的周邊裝置至該USB 3.0相容的主控制裝置;該控制模組控制該超高速傳輸電路與該USB 3.0相容的週邊裝置進行一資料傳輸;該控制模組根據該USB 3.0相容的主控制裝置與該USB 3.0相容的週邊裝置間的資料傳輸量,決定是否繼續控制該超高速傳輸電路與該USB 3.0相容的週邊裝置進行該資料傳輸和關閉該非超高速傳輸電路,或關閉該超高速傳輸電路和控制該非超高速傳輸電路與該USB 3.0相容的週邊裝置進行該資料傳輸。 A method for reducing the power consumption of a USB 3.0 compatible main control device, wherein the USB 3.0 compatible main control device comprises an ultra high speed transmission circuit, a non-super high speed transmission circuit and a control module, the method comprising: initial connection a USB 3.0 compatible peripheral device to the USB 3.0 compatible main control device; the control module controls the ultra high speed transmission circuit to perform a data transmission with the USB 3.0 compatible peripheral device; the control module is based on the USB The amount of data transmission between the 3.0 compatible main control device and the USB 3.0 compatible peripheral device determines whether to continue to control the ultra high speed transmission circuit and the USB 3.0 compatible peripheral device to perform the data transmission and turn off the non-super high speed transmission. Circuitry, or turning off the ultra-high speed transmission circuit and controlling the non-super high speed transmission circuit to perform the data transmission with the USB 3.0 compatible peripheral device. 如請求項6所述之方法,另包含: 該控制模組根據該USB 3.0相容的主控制裝置與該USB 3.0相容的週邊裝置之間的切換傳輸損失是否符合一電源管理政策,決定是否繼續控制該超高速傳輸電路與該USB 3.0相容的週邊裝置進行該資料傳輸和關閉該非超高速傳輸電路,或關閉該超高速傳輸電路和控制該非超高速傳輸電路與該USB 3.0相容的週邊裝置進行該資料傳輸。 The method of claim 6, further comprising: The control module determines whether to continue to control the ultra-high speed transmission circuit and the USB 3.0 according to whether a switching transmission loss between the USB 3.0 compatible main control device and the USB 3.0 compatible peripheral device complies with a power management policy The peripheral device performs the data transmission and closes the non-super high speed transmission circuit, or turns off the ultra high speed transmission circuit and controls the non-super high speed transmission circuit to perform the data transmission with the USB 3.0 compatible peripheral device. 如請求項7所述之方法,其中該控制模組根據該USB 3.0相容的主控制裝置與該USB 3.0相容的週邊裝置間的資料傳輸量,決定是否繼續控制該超高速傳輸電路與該USB 3.0相容的週邊裝置進行該資料傳輸和關閉該非超高速傳輸電路,或關閉該超高速傳輸電路和控制該非超高速傳輸電路與該USB 3.0相容的週邊裝置進行該資料傳輸包含:當該USB 3.0相容的主控制裝置與該USB3.0相容的週邊裝置間的資料傳輸量小於或等於一預設值時,該控制模組關閉該超高速傳輸電路以及控制該非超高速傳輸電路與該USB3.0相容的週邊裝置進行該資料傳輸;及當該USB 3.0相容的主控制裝置與該USB3.0相容的週邊裝置間的資料傳輸量大於該預設值時,該控制模組關閉該非超高速傳輸電路以及控制該超高速傳輸電路與該USB3.0相容的週邊裝置進行該資料傳輸。 The method of claim 7, wherein the control module determines whether to continue to control the ultra-high speed transmission circuit according to the data transmission amount between the USB 3.0 compatible main control device and the USB 3.0 compatible peripheral device. The USB 3.0 compatible peripheral device performs the data transmission and turns off the non-super high speed transmission circuit, or turns off the ultra high speed transmission circuit and controls the non-super high speed transmission circuit to perform the data transmission with the USB 3.0 compatible peripheral device. When the data transmission amount between the USB 3.0 compatible main control device and the USB 3.0 compatible peripheral device is less than or equal to a preset value, the control module turns off the ultra high speed transmission circuit and controls the non-super high speed transmission circuit and The USB 3.0 compatible peripheral device performs the data transmission; and when the data transmission amount between the USB 3.0 compatible main control device and the USB 3.0 compatible peripheral device is greater than the preset value, the control mode The group closes the non-super high speed transmission circuit and controls the ultra high speed transmission circuit to perform the data transmission with the USB 3.0 compatible peripheral device. 如請求項8所述之方法,其中當該控制模組關閉該超高速傳輸 電路時,該控制模組發出一重置訊號至該USB 3.0相容的週邊裝置,以及該USB3.0相容的週邊裝置根據該重置訊號,與該非超高速傳輸電路進行該資料傳輸。 The method of claim 8, wherein the control module turns off the ultra high speed transmission In the circuit, the control module sends a reset signal to the USB 3.0 compatible peripheral device, and the USB 3.0 compatible peripheral device performs the data transmission with the non-super high speed transmission circuit according to the reset signal. 如請求項8所述之方法,其中在該超高速傳輸電路關閉後,當該USB 3.0相容的主控制裝置與該USB3.0相容的週邊裝置間的資料傳輸量再次大於該預設值時,該控制模組再次開啟該超高速傳輸電路以及發出一重置訊號至該USB 3.0相容的週邊裝置;其中該USB3.0相容的週邊裝置根據該重置訊號與該超高速傳輸電路進行該資料傳輸。 The method of claim 8, wherein after the ultra high speed transmission circuit is turned off, the data transmission amount between the USB 3.0 compatible main control device and the USB 3.0 compatible peripheral device is greater than the preset value again. The control module again turns on the ultra-high speed transmission circuit and sends a reset signal to the USB 3.0 compatible peripheral device; wherein the USB 3.0 compatible peripheral device is based on the reset signal and the ultra high speed transmission circuit This data transmission is carried out. 一種低耗電的USB3.0相容的主控制裝置,包含:一超高速傳輸電路(super speed circuit),用以一第一傳輸速度傳送資料;一非超高速傳輸電路(non-super speed circuit),用以一第二傳輸速度、一第三傳輸速度或一第四傳輸速度傳送資料,其中該第一傳輸速度高於該第二傳輸速度、該第三傳輸速度與該四傳輸速度;及一控制模組,耦接於該超高速傳輸電路與該非超高速傳輸電路,用以當該USB 3.0相容的主控制裝置與一USB 3.0相容的週邊裝置間初始連接時,控制該超高速傳輸電路與該USB 3.0相容的週邊裝置進行一資料傳輸,以及根據該USB 3.0相容的主控制裝置與該USB 3.0相容的週邊裝置之間的 切換傳輸損失是否符合一電源管理政策,決定是否繼續控制該超高速傳輸電路與該USB 3.0相容的週邊裝置進行該資料傳輸和關閉該非超高速傳輸電路,或關閉該超高速傳輸電路和控制該非超高速傳輸電路與該USB 3.0相容的週邊裝置進行該資料傳輸。 A low power consumption USB 3.0 compatible main control device comprising: a super speed circuit for transmitting data at a first transmission speed; and a non-super speed circuit Transmitting data for a second transmission speed, a third transmission speed, or a fourth transmission speed, wherein the first transmission speed is higher than the second transmission speed, the third transmission speed, and the fourth transmission speed; a control module coupled to the ultra high speed transmission circuit and the non-super high speed transmission circuit for controlling the super high speed when the USB 3.0 compatible main control device is initially connected with a USB 3.0 compatible peripheral device The transmission circuit performs a data transmission with the USB 3.0 compatible peripheral device, and according to the USB 3.0 compatible main control device and the USB 3.0 compatible peripheral device Whether the switching transmission loss conforms to a power management policy, determines whether to continue to control the ultra-high speed transmission circuit and the USB 3.0 compatible peripheral device to perform the data transmission and close the non-super high speed transmission circuit, or turn off the ultra high speed transmission circuit and control the non The ultra high speed transmission circuit performs the data transmission with the USB 3.0 compatible peripheral device. 如請求項11所述之USB 3.0相容的主控制裝置,其中該控制模組根據該USB 3.0相容的主控制裝置與該USB 3.0相容的週邊裝置之間的切換傳輸損失是否符合該電源管理政策,決定是否繼續控制該超高速傳輸電路與該USB 3.0相容的週邊裝置進行該資料傳輸和關閉該非超高速傳輸電路,或關閉該超高速傳輸電路和控制該非超高速傳輸電路與該USB 3.0相容的週邊裝置進行該資料傳輸包含:當該USB 3.0相容的主控制裝置與該USB 3.0相容的週邊裝置之間的切換傳輸損失符合該電源管理政策時,該控制模組關閉該超高速傳輸電路以及控制該非超高速傳輸電路與該USB3.0相容的週邊裝置進行該資料傳輸;及當該USB 3.0相容的主控制裝置與該USB 3.0相容的週邊裝置之間的切換傳輸損失不符合該電源管理政策時,該控制模組關閉該非超高速傳輸電路以及控制該超高速傳輸電路與該USB3.0相容的週邊裝置進行該資料傳輸。 The USB 3.0 compatible main control device of claim 11, wherein the control module conforms to the power supply according to a switching transmission loss between the USB 3.0 compatible main control device and the USB 3.0 compatible peripheral device. a management policy, determining whether to continue to control the ultra-high-speed transmission circuit and the USB 3.0 compatible peripheral device to perform the data transmission and shutting down the non-super high speed transmission circuit, or to turn off the ultra high speed transmission circuit and control the non-super high speed transmission circuit and the USB The 3.0 compatible peripheral device performs the data transmission comprising: when the switching transmission loss between the USB 3.0 compatible main control device and the USB 3.0 compatible peripheral device complies with the power management policy, the control module turns off the An ultra-high speed transmission circuit and a peripheral device for controlling the non-super high speed transmission circuit and the USB 3.0 to perform the data transmission; and switching between the USB 3.0 compatible main control device and the USB 3.0 compatible peripheral device When the transmission loss does not comply with the power management policy, the control module turns off the non-super high speed transmission circuit and controls the ultra high speed transmission circuit to phase with the USB 3.0 The peripheral device data transmission. 如請求項12所述之USB 3.0相容的主控制裝置,其中當該控制 模組關閉該超高速傳輸電路時,該控制模組發出一重置訊號至該USB 3.0相容的週邊裝置,以及該USB3.0相容的週邊裝置根據該重置訊號,與該非超高速傳輸電路進行該資料傳輸。 A USB 3.0 compatible main control device as claimed in claim 12, wherein the control When the module turns off the ultra-high speed transmission circuit, the control module sends a reset signal to the USB 3.0 compatible peripheral device, and the USB 3.0 compatible peripheral device transmits the non-super high speed transmission according to the reset signal. The circuit performs this data transmission. 如請求項12所述之USB 3.0相容的主控制裝置,其中在該超高速傳輸電路關閉後,當該USB 3.0相容的主控制裝置與該USB3.0相容的週邊裝置間的資料傳輸量再次大於該預設值時,該控制模組再次開啟該超高速傳輸電路以及發出一重置訊號至該USB 3.0相容的週邊裝置;其中該USB3.0相容的週邊裝置根據該重置訊號超高速傳輸電路進行該資料傳輸。 The USB 3.0 compatible main control device of claim 12, wherein after the ultra high speed transmission circuit is turned off, data transmission between the USB 3.0 compatible main control device and the USB 3.0 compatible peripheral device is performed. When the amount is greater than the preset value again, the control module turns on the ultra high speed transmission circuit again and issues a reset signal to the USB 3.0 compatible peripheral device; wherein the USB 3.0 compatible peripheral device is reset according to the The signal super high speed transmission circuit performs the data transmission. 一種降低USB 3.0相容的主控制裝置耗電的方法,其中該USB 3.0相容的主控制裝置包含一超高速傳輸電路、一非超高速傳輸電路和一控制模組,該方法包含:初始連接一USB 3.0相容的周邊裝置至該USB 3.0相容的主控制裝置;該控制模組控制該超高速傳輸電路與該USB 3.0相容的週邊裝置進行一資料傳輸;該控制模組根據該USB 3.0相容的主控制裝置與該USB 3.0相容的週邊裝置之間的切換傳輸損失是否符合一電源管理政策,決定是否繼續控制該超高速傳輸電路與該USB 3.0相容的週邊裝置進行該資料傳輸和關閉該非超高速傳輸電路,或關閉該超高速傳輸電路和控制該非超高速傳輸電路 與該USB 3.0相容的週邊裝置進行該資料傳輸。 A method for reducing the power consumption of a USB 3.0 compatible main control device, wherein the USB 3.0 compatible main control device comprises an ultra high speed transmission circuit, a non-super high speed transmission circuit and a control module, the method comprising: initial connection a USB 3.0 compatible peripheral device to the USB 3.0 compatible main control device; the control module controls the ultra high speed transmission circuit to perform a data transmission with the USB 3.0 compatible peripheral device; the control module is based on the USB Whether the switching transmission loss between the 3.0 compatible main control device and the USB 3.0 compatible peripheral device complies with a power management policy, and decides whether to continue to control the ultra high speed transmission circuit and the USB 3.0 compatible peripheral device to perform the data. Transmitting and closing the non-super high speed transmission circuit, or turning off the ultra high speed transmission circuit and controlling the non-super high speed transmission circuit The data transmission is performed by a peripheral device compatible with the USB 3.0. 如請求項15所述之方法,其中該控制模組根據該USB 3.0相容的主控制裝置與該USB 3.0相容的週邊裝置之間的切換傳輸損失是否符合該電源管理政策,決定是否繼續控制該超高速傳輸電路與該USB 3.0相容的週邊裝置進行該資料傳輸和關閉該非超高速傳輸電路,或關閉該超高速傳輸電路和控制該非超高速傳輸電路與該USB 3.0相容的週邊裝置進行該資料傳輸包含:當該USB 3.0相容的主控制裝置與該USB 3.0相容的週邊裝置之間的切換傳輸損失符合該電源管理政策時,該控制模組關閉該超高速傳輸電路以及控制該非超高速傳輸電路與該USB3.0相容的週邊裝置進行該資料傳輸;及當該USB 3.0相容的主控制裝置與該USB 3.0相容的週邊裝置之間的切換傳輸損失不符合該電源管理政策時,該控制模組關閉該非超高速傳輸電路以及控制該超高速傳輸電路與該USB3.0相容的週邊裝置進行該資料傳輸。 The method of claim 15, wherein the control module determines whether to continue control according to whether the switching transmission loss between the USB 3.0 compatible main control device and the USB 3.0 compatible peripheral device complies with the power management policy. The ultra-high speed transmission circuit performs the data transmission with the USB 3.0 compatible peripheral device and turns off the non-super high speed transmission circuit, or turns off the ultra high speed transmission circuit and controls the non-super high speed transmission circuit to be compatible with the USB 3.0 peripheral device. The data transmission includes: when the switching transmission loss between the USB 3.0 compatible main control device and the USB 3.0 compatible peripheral device conforms to the power management policy, the control module turns off the ultra high speed transmission circuit and controls the non The ultra-high speed transmission circuit performs the data transmission with the USB 3.0 compatible peripheral device; and the switching transmission loss between the USB 3.0 compatible main control device and the USB 3.0 compatible peripheral device does not conform to the power management In the policy, the control module turns off the non-super high speed transmission circuit and controls the ultra high speed transmission circuit to be compatible with the USB 3.0 peripheral device. Data transmission. 如請求項16所述之方法,其中當該控制模組關閉該超高速傳輸電路時,該控制模組發出一重置訊號至該USB 3.0相容的週邊裝置,以及該USB3.0相容的週邊裝置根據該重置訊號,與該非超高速傳輸電路進行該資料傳輸。 The method of claim 16, wherein when the control module turns off the ultra-high speed transmission circuit, the control module sends a reset signal to the USB 3.0 compatible peripheral device, and the USB 3.0 compatible The peripheral device performs the data transmission with the non-super high speed transmission circuit according to the reset signal. 如請求項16所述之方法,其中在該超高速傳輸電路關閉後,當 該USB 3.0相容的主控制裝置與該USB3.0相容的週邊裝置間的資料傳輸量再次大於該預設值時,該控制模組再次開啟該超高速傳輸電路以及發出一重置訊號至該USB 3.0相容的週邊裝置;其中該USB3.0相容的週邊裝置根據該重置訊號與該超高速傳輸電路進行該資料傳輸。 The method of claim 16, wherein after the ultra high speed transmission circuit is turned off, When the amount of data transmission between the USB 3.0 compatible main control device and the USB 3.0 compatible peripheral device is greater than the preset value, the control module turns on the ultra high speed transmission circuit again and issues a reset signal to The USB 3.0 compatible peripheral device; wherein the USB 3.0 compatible peripheral device performs the data transmission according to the reset signal and the ultra high speed transmission circuit.
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW101103930A TWI482026B (en) | 2012-02-07 | 2012-02-07 | Low power consumption usb 3.0 host and method for reducing power consumption of a usb 3.0 host |
CN201210120452.4A CN102749986B (en) | 2012-02-07 | 2012-04-19 | USB 3.0 main control device and method for reducing low power consumption thereof |
US13/659,879 US9367121B2 (en) | 2012-02-07 | 2012-10-24 | Universal serial bus USB 3.0 compatible host with lower operation power consumption and method for reducing operation power consumption of a USB compatible 3.0 host |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW101103930A TWI482026B (en) | 2012-02-07 | 2012-02-07 | Low power consumption usb 3.0 host and method for reducing power consumption of a usb 3.0 host |
Publications (2)
Publication Number | Publication Date |
---|---|
TW201333712A TW201333712A (en) | 2013-08-16 |
TWI482026B true TWI482026B (en) | 2015-04-21 |
Family
ID=47030249
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW101103930A TWI482026B (en) | 2012-02-07 | 2012-02-07 | Low power consumption usb 3.0 host and method for reducing power consumption of a usb 3.0 host |
Country Status (3)
Country | Link |
---|---|
US (1) | US9367121B2 (en) |
CN (1) | CN102749986B (en) |
TW (1) | TWI482026B (en) |
Families Citing this family (9)
* Cited by examiner, † Cited by third partyPublication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TW201351156A (en) * | 2012-06-06 | 2013-12-16 | Acer Inc | Electronic apparatuses and related controlling methods and computer program products thereof |
US8954623B2 (en) * | 2013-04-23 | 2015-02-10 | Mediatek Inc. | Universal Serial Bus devices supporting super speed and non-super speed connections for communication with a host device and methods using the same |
JP6376973B2 (en) * | 2014-01-14 | 2018-08-22 | キヤノン株式会社 | Information processing apparatus, control method therefor, and program |
CN105760325A (en) * | 2014-12-16 | 2016-07-13 | 鸿富锦精密工业(武汉)有限公司 | System and method for supporting hot swapping of USB (universal serial bus) storage device under DOS (disk operating system) |
WO2016167802A1 (en) * | 2015-04-17 | 2016-10-20 | Hewlett-Packard Development Company, L.P. | Universal serial bus management |
CN109426644A (en) * | 2017-08-31 | 2019-03-05 | 西安中兴新软件有限责任公司 | A kind of rate adjusting method and device, equipment of USB data transmission |
DE112018005895T5 (en) | 2018-01-25 | 2020-07-30 | Intel Corporation | POWER MANAGEMENT OF DISCRETE COMMUNICATION PORT COMPONENTS |
TWI721520B (en) * | 2019-08-07 | 2021-03-11 | 新唐科技股份有限公司 | Operation device |
NL2025755B1 (en) | 2020-06-04 | 2022-01-26 | Microsoft Technology Licensing Llc | Systems and methods of controlling communication modes in an electronic device |
Citations (3)
* Cited by examiner, † Cited by third partyPublication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2010132938A1 (en) * | 2009-05-20 | 2010-11-25 | Chronologic Pty. Ltd. | Compound universal serial bus architecture providing precision synchronisation to an external timebase |
US20110131437A1 (en) * | 2009-11-30 | 2011-06-02 | Kabushiki Kaisha Toshiba | Information processing device |
TW201133246A (en) * | 2010-03-18 | 2011-10-01 | Faraday Tech Corp | High speed input/output system and power-saved control method thereof |
Family Cites Families (25)
* Cited by examiner, † Cited by third partyPublication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6012103A (en) * | 1997-07-02 | 2000-01-04 | Cypress Semiconductor Corp. | Bus interface system and method |
US8073985B1 (en) * | 2004-02-12 | 2011-12-06 | Super Talent Electronics, Inc. | Backward compatible extended USB plug and receptacle with dual personality |
US6839778B1 (en) * | 2000-06-09 | 2005-01-04 | Cypress Semiconductor Corp. | Speed power efficient USB method |
KR101038109B1 (en) * | 2004-07-05 | 2011-06-01 | 삼성전자주식회사 | Smart Card System with Dual Interface Mode |
US7308571B2 (en) * | 2004-10-06 | 2007-12-11 | Intel Corporation | Overriding processor configuration settings |
US20060085653A1 (en) * | 2004-10-08 | 2006-04-20 | Apple Computer, Inc. | Method and system for transferring data with respect to a portable electronic device |
CN100533419C (en) * | 2007-03-13 | 2009-08-26 | 威盛电子股份有限公司 | USB peripheral device and mode detection method thereof |
US8321706B2 (en) * | 2007-07-23 | 2012-11-27 | Marvell World Trade Ltd. | USB self-idling techniques |
US20090228733A1 (en) * | 2008-03-06 | 2009-09-10 | Integrated Device Technology, Inc. | Power Management On sRIO Endpoint |
TWI417709B (en) * | 2008-03-06 | 2013-12-01 | Asustek Comp Inc | Computer system and power saving method |
US8122235B2 (en) * | 2008-06-10 | 2012-02-21 | Dell Products, Lp | System and method of delaying power-up of an information handling system |
JP2010015318A (en) * | 2008-07-02 | 2010-01-21 | Toshiba Corp | Usb host controller, information processor, and program |
US8095698B2 (en) * | 2008-08-19 | 2012-01-10 | Total Phase, Inc. | Circuits and methods for reliable automatic USB speed detection |
WO2010090646A1 (en) * | 2009-02-09 | 2010-08-12 | Hewlett-Packard Development Company, L.P. | Bios controlled peripheral device port power |
CN101634886B (en) * | 2009-08-25 | 2012-08-08 | 上海宏力半导体制造有限公司 | Electronic device |
CN101630191B (en) * | 2009-08-26 | 2011-08-24 | 中兴通讯股份有限公司 | Power-saving device and method for universal serial bus modem |
JP5268844B2 (en) * | 2009-09-16 | 2013-08-21 | 日立コンシューマエレクトロニクス株式会社 | Wireless communication system |
US8135883B2 (en) * | 2010-01-19 | 2012-03-13 | Standard Microsystems Corporation | USB hub apparatus supporting multiple high speed devices and a single super speed device |
CN201716721U (en) * | 2010-02-11 | 2011-01-19 | 北京爱国者存储科技有限责任公司 | Memory device with various connectors |
JP5153822B2 (en) * | 2010-04-28 | 2013-02-27 | 株式会社バッファロー | Peripheral device and method for connecting host device and peripheral device |
US8255582B2 (en) * | 2010-07-09 | 2012-08-28 | Sae Magnetics (H.K.) Ltd. | Optical communication module, universal serial bus cable with the same and processing method of data transfer thereof |
US8719475B2 (en) * | 2010-07-13 | 2014-05-06 | Broadcom Corporation | Method and system for utilizing low power superspeed inter-chip (LP-SSIC) communications |
US8656205B2 (en) * | 2010-10-04 | 2014-02-18 | Jmicron Technology Corp. | Generating reference clocks in USB device by selecting control signal to oscillator form plural calibration units |
DE102010048352B3 (en) * | 2010-10-13 | 2012-04-26 | Fujitsu Technology Solutions Intellectual Property Gmbh | Interface monitoring device for an interface connection and use of an interface monitoring device |
TWI539289B (en) * | 2011-06-16 | 2016-06-21 | Eever Technology Inc | Usb 3.0 host with low power consumption and method for reducing power consumption of a usb 3.0 host |
-
2012
- 2012-02-07 TW TW101103930A patent/TWI482026B/en active
- 2012-04-19 CN CN201210120452.4A patent/CN102749986B/en active Active
- 2012-10-24 US US13/659,879 patent/US9367121B2/en active Active
Patent Citations (3)
* Cited by examiner, † Cited by third partyPublication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2010132938A1 (en) * | 2009-05-20 | 2010-11-25 | Chronologic Pty. Ltd. | Compound universal serial bus architecture providing precision synchronisation to an external timebase |
US20110131437A1 (en) * | 2009-11-30 | 2011-06-02 | Kabushiki Kaisha Toshiba | Information processing device |
TW201133246A (en) * | 2010-03-18 | 2011-10-01 | Faraday Tech Corp | High speed input/output system and power-saved control method thereof |
Also Published As
Publication number | Publication date |
---|---|
US20130205148A1 (en) | 2013-08-08 |
CN102749986B (en) | 2015-09-02 |
CN102749986A (en) | 2012-10-24 |
TW201333712A (en) | 2013-08-16 |
US9367121B2 (en) | 2016-06-14 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
TWI482026B (en) | 2015-04-21 | Low power consumption usb 3.0 host and method for reducing power consumption of a usb 3.0 host |
KR101924836B1 (en) | 2018-12-04 | System and method for a hsic communication |
TWI541638B (en) | 2016-07-11 | Dynamic power management system for usb hub and method thereof |
RU2014109920A (en) | 2015-09-20 | METHOD, DEVICE AND SYSTEM FOR REDUCING TIME OF RESTORATION OF WORK FOR ROOT PORTS AND END POINTS INTEGRATED IN ROOT PORTS |
JP2016076257A5 (en) | 2016-06-23 | |
CN104345869B (en) | 2017-10-24 | Secure digital input/output device, system and control method thereof |
TWI482012B (en) | 2015-04-21 | Computer and waking method thereof |
WO2013063972A1 (en) | 2013-05-10 | Communication method, communication apparatus and electronic device |
TWI459205B (en) | 2014-11-01 | Power management method of communication interface, and device with power management capability for communication interface |
US20150253842A1 (en) | 2015-09-10 | Semiconductor device, and power control method for usbotg |
US9128891B2 (en) | 2015-09-08 | Method, mobile terminal and computer program product for sharing storage device |
TWI485557B (en) | 2015-05-21 | Computer device and method of power management of the same |
TWI510933B (en) | 2015-12-01 | Method for remotely accessing data and local apparatus using the method |
CN102723988B (en) | 2015-06-03 | Control method and communication device of optical module |
JP2013187590A5 (en) | 2015-04-23 | Information processing apparatus, information processing apparatus control method, program, and recording medium |
TWI539289B (en) | 2016-06-21 | Usb 3.0 host with low power consumption and method for reducing power consumption of a usb 3.0 host |
WO2019119983A1 (en) | 2019-06-27 | Control system for controlling smart system to lower power consumption on basis of bluetooth device |
CN107656708A (en) | 2018-02-02 | Electronic equipment and its control method |
CN217010863U (en) | 2022-07-19 | High-speed transmission system and signal repeater |
TWI456402B (en) | 2014-10-11 | Expansion module |
TWM620009U (en) | 2021-11-21 | High-speed transimission system and signal redriver |
CN105224059B (en) | 2018-05-15 | Method for remote data access and local device |
JP2013101520A (en) | 2013-05-23 | Peripheral device and its power supply control method |
TW201329691A (en) | 2013-07-16 | Electronic system with power saving function |
TW201423353A (en) | 2014-06-16 | Chip application circuit |