TWI629830B - Power splitter and satellite signal reception system - Google Patents
- ️Wed Jul 11 2018
TWI629830B - Power splitter and satellite signal reception system - Google Patents
Power splitter and satellite signal reception system Download PDFInfo
-
Publication number
- TWI629830B TWI629830B TW105122846A TW105122846A TWI629830B TW I629830 B TWI629830 B TW I629830B TW 105122846 A TW105122846 A TW 105122846A TW 105122846 A TW105122846 A TW 105122846A TW I629830 B TWI629830 B TW I629830B Authority
- TW
- Taiwan Prior art keywords
- turns
- port
- electrically connected
- present disclosure
- satellite signal Prior art date
- 2016-07-20
Links
Landscapes
- Input Circuits Of Receivers And Coupling Of Receivers And Audio Equipment (AREA)
Abstract
本揭露提供一種衛星訊號接收系統,其包括一低雜訊降頻器,其係經配置以接收來自一衛星天線的衛星訊號;複數個接收器,其係經配置以將該衛星訊號自該低雜訊降頻器傳輸至一顯示器裝置;以及一功率分配器。該功率分配器包含一第一埠,其經由一條單纜而電連接至該低雜訊降頻器;複數個第二埠,其電連接至該複數個接收器;一訊號分佈電路,其將該第一埠電連接至該複數個第二埠;複數個電源供應電路,其將該複數個第二埠電連接至該第一埠;以及一指令傳輸電路,其將該複數個第二埠電連接至該第一埠,其中該指令傳輸電路包含一控制器單元,其被編程依先進先出的方式,將DiSEqC指令從該複數個第二埠轉送至該第一埠。 The present disclosure provides a satellite signal receiving system including a low noise downconverter configured to receive satellite signals from a satellite antenna; a plurality of receivers configured to cause the satellite signals to be low The noise downconverter is transmitted to a display device; and a power splitter. The power splitter includes a first port electrically connected to the low noise downconverter via a single cable; a plurality of second ports electrically coupled to the plurality of receivers; a signal distribution circuit that will The first power is electrically connected to the plurality of second turns; a plurality of power supply circuits electrically connecting the plurality of second turns to the first port; and an instruction transmission circuit that the plurality of second ports Electrically coupled to the first port, wherein the command transmission circuit includes a controller unit programmed to forward the DiSEqC command from the plurality of second ports to the first port in a first in first out manner.
Description
本揭露係關於一種功率分配器與衛星訊號接收系統,特別關於一種具有控制器的功率分配器與衛星訊號接收系統,以便管理DiSEqC指令,因而避免指令衝突。 The present disclosure relates to a power splitter and satellite signal receiving system, and more particularly to a power splitter and satellite signal receiving system having a controller for managing DiSEqC commands, thereby avoiding instruction conflicts.
近年來,衛星廣播已經廣泛地應用於提供通訊訊號通訊;特別地,單纜訊號分佈已經大幅應用。目前已有廣泛的單纜訊號接收系統,其中建築物中的多個使用者在單一同軸電纜上接收廣播視訊節目。在過去,大多數的地點(例如住家)具有至多一個機上盒(set-top box,STB),很少住家具有多個STB。現今,許多地點(例如住家)具有二個或多個STB,分享相同的數位廣播衛星(digital broadcast satellite,DBS)視訊服務。 In recent years, satellite broadcasting has been widely used to provide communication signal communication; in particular, single cable signal distribution has been widely applied. There are a wide variety of single cable signal receiving systems in which multiple users in a building receive broadcast video programming on a single coaxial cable. In the past, most locations (such as homes) had at most one set-top box (STB), and few homes had multiple STBs. Today, many locations (such as homes) have two or more STBs sharing the same digital broadcast satellite (DBS) video services.
數位衛星設備控制(digital satellite equipment control,DiSEqC)協定係一種通訊協定,其使用在視訊分佈系統中或作為視訊分佈系統元件之一部分。DiSEqC協定係特別使用於衛星接收器與衛星周邊設備之間的通訊匯流排,其使用同軸電纜作為網路媒介。DiSEqC可整合於消費者衛星裝置中並且替代習知的 類比(電壓、音調(tone)或脈衝帶寬)開關與裝置之間的其他控制佈線。 The digital satellite equipment control (DiSEqC) protocol is a communication protocol used in video distribution systems or as part of a video distribution system component. The DiSEqC protocol is specifically used for communication busses between satellite receivers and satellite peripherals, which use coaxial cable as a network medium. DiSEqC can be integrated into consumer satellite devices and replaces conventional Analog (voltage, tone or pulse bandwidth) switch and other control wiring between devices.
上文之「先前技術」說明僅係提供背景技術,並未承認上文之「先前技術」說明揭示本揭露之標的,不構成本揭露之先前技術,且上文之「先前技術」之任何說明均不應作為本案之任一部分。 The above description of the "prior art" is merely an indication of the prior art and does not constitute a prior art description of the disclosure, and does not constitute a prior art of the disclosure, and any description of the "previous technique" above. Neither should be part of this case.
本揭露係提供一種功率分配器與衛星訊號接收系統,其具有控制器以管理DiSEqC指令,藉以避免指令衝突。 The present disclosure provides a power splitter and satellite signal receiving system having a controller to manage DiSEqC commands to avoid instruction conflicts.
本揭露提供一種功率分配器,其包括第一埠,經配置以接收衛星訊號與複數個第二埠;一訊號分佈電路,將該第一埠電連接至該複數個第二埠;至少一電源供應電路(power-supplying circuit),將該複數個第二埠電連接至該第一埠;以及一指令傳輸電路,將該複數個第二埠電連接至該第一埠,其中該指令傳輸電路包含一控制器單元,其被編程用以將DiSEqC指令依先進先出的方式自該複數個第二埠轉送至該第一埠。 The present disclosure provides a power splitter including a first port configured to receive a satellite signal and a plurality of second ports; a signal distribution circuit to electrically connect the first port to the plurality of second ports; at least one power source a power-supplying circuit connecting the plurality of second turns to the first port; and a command transmission circuit electrically connecting the plurality of second ports to the first port, wherein the command transmission circuit A controller unit is included that is programmed to forward the DiSEqC command from the plurality of second ports to the first port in a first in first out manner.
本揭露亦提供一衛星訊號接收系統,其包括一低雜訊降頻器(low noise block down-converter),經配置以接收來自衛星天線的衛星訊號;複數個接收器,經配置以將來自該低雜訊降頻器的衛星訊號傳輸至一顯示器裝置;以及一功率分配器。在本揭露的一些實施例中,該功率分配器包含經由一條單纜而電連接至該低雜訊降頻器的一第一埠;電連接至該複數個接收器的複數 個第二埠;一訊號分佈電路,其將該第一埠電連接至該複數個第二埠;複數個電源供應電路,其將該複數個第二埠電連接至該第一埠;以及一指令傳輸電路,其將該複數個第二埠電連接至該第一埠,其中該指令傳輸電路包含一控制器單元,其被編程依先進先出的方式,將DiSEqC指令從該複數個第二埠轉送至該第一埠。 The disclosure also provides a satellite signal receiving system including a low noise block down-converter configured to receive satellite signals from a satellite antenna; a plurality of receivers configured to receive from The satellite signal of the low noise downconverter is transmitted to a display device; and a power splitter. In some embodiments of the present disclosure, the power splitter includes a first port electrically coupled to the low noise downconverter via a single cable; a plurality of electrical connections electrically coupled to the plurality of receivers a second signal distribution circuit electrically connecting the first power to the plurality of second turns; a plurality of power supply circuits electrically connecting the plurality of second turns to the first turn; and An instruction transmission circuit electrically connecting the plurality of second turns to the first port, wherein the command transmission circuit includes a controller unit programmed to perform a DiSEqC instruction from the plurality of seconds in a first in first out manner Transfer to the first page.
在本揭露的一些實施例中,該訊號分佈電路包括兩個電感器,其各自具有連接至該第一埠的一第一端以及連接至一電阻器的一第二端。 In some embodiments of the present disclosure, the signal distribution circuit includes two inductors each having a first end coupled to the first turn and a second end coupled to a resistor.
在本揭露的一些實施例中,該訊號分佈電路包括電連接至該第一埠的一第一階分佈器,以及電連接於該第一階分佈器與該複數個第二埠之間的兩個第二階分佈器。 In some embodiments of the present disclosure, the signal distribution circuit includes a first order distributor electrically connected to the first turn, and two electrically connected between the first order spreader and the plurality of second turns A second order distributor.
在本揭露的一些實施例中,該第一階分佈器的一輸入係電連接至該第一埠,該第二階分佈器的一輸入係電連接至該第一階分佈器的一輸出,以及該第二階分佈器的一輸出係電連接至該複數個第二埠其中之一。 In some embodiments of the present disclosure, an input of the first-order distributor is electrically connected to the first port, and an input of the second-stage distributor is electrically connected to an output of the first-stage distributor. And an output of the second-order distributor is electrically connected to one of the plurality of second turns.
在本揭露的一些實施例中,該功率分配器另包括在該訊號分佈電路與該複數個第二埠之間的複數個DC阻隔電容器。 In some embodiments of the present disclosure, the power splitter further includes a plurality of DC blocking capacitors between the signal distribution circuit and the plurality of second turns.
在本揭露的一些實施例中,該複數個電源供應電路各自包括串聯連接的一濾波器與一二極體。 In some embodiments of the present disclosure, the plurality of power supply circuits each include a filter and a diode connected in series.
在本揭露的一些實施例中,該濾波器包括並聯連接的一電感器與一電容器。 In some embodiments of the present disclosure, the filter includes an inductor and a capacitor connected in parallel.
在本揭露的一些實施例中,該複數個電源供應電路 各自經由一電感器而電連接至該第一埠。 In some embodiments of the present disclosure, the plurality of power supply circuits Each is electrically connected to the first turn via an inductor.
在本揭露的一些實施例中,該控制器單元的一輸出係經由一電感器而電連接至該第一埠。 In some embodiments of the present disclosure, an output of the controller unit is electrically coupled to the first turn via an inductor.
在本揭露的一些實施例中,該控制器單元的一輸入係經由串聯的一電感器與一電阻器而電連接至該複數個第二埠其中之一。 In some embodiments of the present disclosure, an input of the controller unit is electrically coupled to one of the plurality of second turns via an inductor and a resistor connected in series.
在未使用本揭露之功率分配器的先前技術,當數個接收器同時經由單纜傳送DiSEqC指令至LNB降頻器時,即發生指令衝突,其中某一個接收器勝過其他接收器。換言之,數個接收器中僅有一個可以成功傳送其DiSEqC指令至LNB降頻器,而其他接收器失敗而且必須持續重新傳送DiSEqC指令,直到傳輸成功。顯然,該等接收器與LNB降頻器之間的傳輸效率不佳。相對地,在本揭露的一些實施例中,來自不同接收器的DiSEqC指令係經由不同的指令轉送路徑而傳輸至控制器單元,而控制器單元係被編程依先進先出的方式轉送DiSEqC指令至LNB降頻器,因而解決先前技術的指令衝突問題。 In the prior art without the power splitter of the present disclosure, when several receivers simultaneously transmit a DiSEqC command to the LNB downconverter via a single cable, an instruction conflict occurs, one of which outperforms the other. In other words, only one of the several receivers can successfully transmit its DiSEqC instruction to the LNB downconverter, while the other receivers fail and must continue to retransmit the DiSEqC instruction until the transmission is successful. Obviously, the transmission efficiency between these receivers and the LNB downconverter is not good. In contrast, in some embodiments of the present disclosure, DiSEqC commands from different receivers are transmitted to the controller unit via different command forwarding paths, and the controller unit is programmed to forward DiSEqC commands in a first in first out manner. The LNB downconverter thus solves the prior art instruction conflict problem.
DiSEqC協定可用兩種不同電壓將DiSEqC指令自該等接收器傳輸至LNB降頻器。當一接收器以長電纜的高電壓傳輸第一DiSEqC指令,同時另一接收器以短電纜的低電壓傳輸第二DiSEqC指令時,由於長電纜的電壓降(voltage drop)可能降低,使得其高電壓低於另一接收器的低電壓,因而第二DiSEqC指令可勝過第一DiSEqC指令。因此,在高電壓傳輸的第一DiSEqC指令會失 敗。在本揭露的一些實施例中,可經由不同的指令轉送路徑,將來自不同接收器的DiSEqC指令傳輸至控制器單元,而控制器單元被編程依先進先出的方式將DiSEqC指令轉送至LNB降頻器,因而解決電纜長度之電壓降所造成的問題。 The DiSEqC protocol can transmit DiSEqC commands from these receivers to the LNB downconverter at two different voltages. When a receiver transmits a first DiSEqC command with a high voltage of a long cable while another receiver transmits a second DiSEqC command with a low voltage of a short cable, the voltage drop of the long cable may be lowered, making it high The voltage is lower than the low voltage of the other receiver, so the second DiSEqC command can outperform the first DiSEqC command. Therefore, the first DiSEqC instruction at high voltage transmission will be lost. defeat. In some embodiments of the present disclosure, DiSEqC commands from different receivers may be transmitted to the controller unit via different command transfer paths, and the controller unit is programmed to forward the DiSEqC commands to the LNB in a first in first out manner. The frequency converter thus solves the problem caused by the voltage drop of the cable length.
在本揭露的一些實施例中,可藉由不同電壓傳輸操作電源與DiSEqC指令。本揭露將操作電源與DiSEqC指令自第二埠經由不同路徑傳輸至第一埠,其中不同路徑亦即電源供應路徑與指令轉送路徑,如此DiSEqC指令的傳輸不會受到操作電源之供應影響。在本揭露的一些實施例中,DiSEqC指令的獨立傳輸路徑(指令轉送路徑)有效改善該等接收器與LNB降頻器之間的傳輸品質與效率。 In some embodiments of the present disclosure, the power supply and DiSEqC commands can be operated by different voltage transmissions. The disclosure transmits the operating power supply and the DiSEqC command from the second port to the first port via the different paths, wherein the different paths are the power supply path and the command transfer path, so that the transmission of the DiSEqC command is not affected by the supply of the operating power. In some embodiments of the present disclosure, the independent transmission path (instruction transfer path) of the DiSEqC instruction effectively improves the transmission quality and efficiency between the receiver and the LNB downconverter.
上文已相當廣泛地概述本揭露之技術特徵及優點,俾使下文之本揭露詳細描述得以獲得較佳瞭解。構成本揭露之申請專利範圍標的之其它技術特徵及優點將描述於下文。本揭露所屬技術領域中具有通常知識者應瞭解,可相當容易地利用下文揭示之概念與特定實施例可作為修改或設計其它結構或製程而實現與本揭露相同之目的。本揭露所屬技術領域中具有通常知識者亦應瞭解,這類等效建構無法脫離後附之申請專利範圍所界定之本揭露的精神和範圍。 The technical features and advantages of the present disclosure have been broadly described above, and the detailed description of the present disclosure will be better understood. Other technical features and advantages of the subject matter of the claims of the present disclosure will be described below. It will be appreciated by those skilled in the art that the present invention may be practiced with the same or equivalents. It is also to be understood by those of ordinary skill in the art that this invention is not limited to the spirit and scope of the disclosure as defined by the appended claims.
10‧‧‧衛星訊號接收系統 10‧‧‧ Satellite Signal Receiving System
11‧‧‧衛星 11‧‧‧ satellite
13‧‧‧衛星天線 13‧‧‧Satellite antenna
15‧‧‧低雜訊降頻器 15‧‧‧Low noise downconverter
17‧‧‧單纜 17‧‧‧ single cable
20‧‧‧功率分配器 20‧‧‧Power splitter
21‧‧‧第一埠 21‧‧‧ first
23A‧‧‧第二埠 23A‧‧‧Second
23B‧‧‧第二埠 23B‧‧‧Second
30‧‧‧接收器 30‧‧‧ Receiver
40‧‧‧顯示器裝置 40‧‧‧Display device
100‧‧‧訊號分佈電路 100‧‧‧Signal distribution circuit
100’‧‧‧訊號分佈電路 100'‧‧‧ signal distribution circuit
101‧‧‧訊號分佈路徑 101‧‧‧ Signal Distribution Path
110‧‧‧第一階分佈器 110‧‧‧first-order distributor
120‧‧‧第二階分佈器 120‧‧‧ second-order distributor
200‧‧‧電源供應電路 200‧‧‧Power supply circuit
201‧‧‧電源供應路徑 201‧‧‧Power supply path
213‧‧‧濾波器 213‧‧‧ filter
300‧‧‧指令傳輸路徑 300‧‧‧Command transmission path
301‧‧‧指令轉送路徑 301‧‧‧Command Transfer Path
310‧‧‧控制器單元 310‧‧‧Controller unit
L1‧‧‧電感器 L1‧‧‧Inductors
L2‧‧‧電感器 L2‧‧‧Inductors
L3‧‧‧電感器 L3‧‧‧Inductors
L4‧‧‧電感器 L4‧‧‧Inductors
L5‧‧‧電感器 L5‧‧‧Inductors
L6‧‧‧電感器 L6‧‧‧Inductors
L7‧‧‧電感器 L7‧‧‧Inductors
C1‧‧‧電容器 C1‧‧‧ capacitor
C2‧‧‧電容器 C2‧‧‧ capacitor
C3‧‧‧電容器 C3‧‧‧ capacitor
C4‧‧‧電容器 C4‧‧‧ capacitor
C5‧‧‧電容器 C5‧‧‧ capacitor
C6‧‧‧電容器 C6‧‧‧ capacitor
C7‧‧‧電容器 C7‧‧‧ capacitor
R1‧‧‧電阻器 R1‧‧‧Resistors
R2‧‧‧電阻器 R2‧‧‧ resistor
R3‧‧‧電阻器 R3‧‧‧Resistors
D1‧‧‧二極體 D1‧‧‧ diode
D2‧‧‧二極體 D2‧‧‧ diode
參閱詳細說明與申請專利範圍結合考量圖式時,可得以更全面了解本申請案之揭示內容,圖式中相同的元件符號係 指相同的元件。 The disclosure of the present application can be more fully understood by reference to the detailed description and the scope of the claims. Refers to the same component.
第1圖係一示意圖,例示本揭露一些實施例的衛星訊號接收系統。 1 is a schematic diagram illustrating a satellite signal receiving system of some embodiments of the present disclosure.
第2圖係一示意圖,例示本揭露一些實施例的功率分配器。 Figure 2 is a schematic diagram illustrating a power splitter of some embodiments of the present disclosure.
第3圖係一電路圖,例示本揭露一些實施例的功率分配器。 Figure 3 is a circuit diagram illustrating a power splitter of some embodiments of the present disclosure.
第4圖係一電路圖,例示本揭露一些實施例的功率分配器的訊號分佈路徑。 Figure 4 is a circuit diagram illustrating the signal distribution path of the power splitter of some embodiments of the present disclosure.
第5圖係一電路圖,例示本揭露一些實施例的功率分配器的指令轉送路徑。 Figure 5 is a circuit diagram illustrating an instruction transfer path of a power splitter of some embodiments of the present disclosure.
第6圖係一電路圖,例示本揭露一些實施例的功率分配器的電源供應路徑。 Figure 6 is a circuit diagram illustrating a power supply path for a power splitter of some embodiments of the present disclosure.
第7圖例示本揭露一些實施例的訊號分佈電路。 Figure 7 illustrates a signal distribution circuit of some embodiments of the present disclosure.
第8圖係一功能方塊圖,例示Silicon Laboratories,Inc.提供的控制器單元。 Figure 8 is a functional block diagram illustrating a controller unit provided by Silicon Laboratories, Inc.
第9圖係一流程圖,說明本揭露一些實施例的控制器單元管理DiSEqC指令。 Figure 9 is a flow diagram illustrating the controller unit management DiSEqC instructions of some embodiments of the present disclosure.
本揭露之以下說明伴隨併入且組成說明書之一部分的圖式,說明本揭露之實施例,然而本揭露並不受限於該實施例。此外,以下的實施例可適當整合以下實施例以完成另一實施例。 The following description of the disclosure is accompanied by the accompanying drawings which are incorporated in and constitute a Further, the following embodiments may appropriately integrate the following embodiments to complete another embodiment.
「一實施例」、「實施例」、「例示實施例」、「其他實施例」、「另一實施例」等係指本揭露所描述之實施例可包含特定 特徵、結構或是特性,然而並非每一實施例必須包含該特定特徵、結構或是特性。再者,重複使用「在實施例中」一語並非必須指相同實施例,然而可為相同實施例。 The "embodiment", "embodiment", "exemplary embodiment", "other embodiment", "another embodiment" and the like means that the embodiment described in the present disclosure may include a specific Features, structures, or characteristics, however, not every embodiment must include that particular feature, structure, or characteristic. Furthermore, the repeated use of the phrase "in the embodiment" does not necessarily mean the same embodiment, but may be the same embodiment.
本揭露係關於一種功率分配器以及衛星訊號接收系統,其具有一控制器單元以管理DiSEqC指令,藉以避免指令衝突。為了使得本揭露可被完全理解,以下說明提供詳細的步驟與結構。顯然,本揭露的實施不會限制該技藝中的技術人士已知的特定細節。此外,已知的結構與步驟不再詳述,以免不必要地限制本揭露。本揭露的較佳實施例詳述如下。然而,除了詳細說明之外,本揭露亦可廣泛實施於其他實施例中。本揭露的範圍不限於詳細說明的內容,而是由申請專利範圍定義。 The present disclosure relates to a power splitter and satellite signal receiving system having a controller unit for managing DiSEqC commands to avoid command conflicts. In order that the disclosure is fully understood, the following description provides detailed steps and structures. It is apparent that the implementation of the present disclosure does not limit the specific details known to those skilled in the art. In addition, the known structures and steps are not described in detail to avoid unnecessarily limiting the disclosure. Preferred embodiments of the present disclosure are detailed below. However, the disclosure may be embodied in other embodiments in addition to the detailed description. The scope of the disclosure is not limited to the details of the description, but is defined by the scope of the patent application.
第1圖係一示意圖,例示本揭露一些實施例的衛星訊號接收系統10。在本揭露的一些實施例中,衛星訊號接收系統10包括衛星天線13,經配置以接收來自衛星11的衛星訊號;低雜訊降頻器(low noise block(LNB)down-converter)15,經配置以轉換來自衛星天線13的衛星訊號;功率分配器20,其具有第一埠21與複數個第二埠23A、23B;複數個接收器30,其分別電連接至第二埠23A、23B之一;以及複數個顯示器裝置40,其電連接至該接收器30之一。在本揭露的一些實施例中,第一埠21係經由單纜17而電連接至LNB降頻器15。 1 is a schematic diagram illustrating a satellite signal receiving system 10 of some embodiments of the present disclosure. In some embodiments of the present disclosure, satellite signal receiving system 10 includes a satellite antenna 13 configured to receive satellite signals from satellite 11; a low noise block (LNB) down-converter 15 Configuring to convert satellite signals from satellite antenna 13; power splitter 20 having a first port 21 and a plurality of second ports 23A, 23B; a plurality of receivers 30 electrically coupled to second ports 23A, 23B, respectively And a plurality of display devices 40 electrically coupled to one of the receivers 30. In some embodiments of the present disclosure, the first port 21 is electrically coupled to the LNB downconverter 15 via a single cable 17.
在本揭露的一些實施例中,LNB降頻器15接收來自衛星天線13之衛星訊號,將所接收的衛星訊號轉換為中間頻率 (IF),並且將該IF訊號放大至可接受的輸出程度。在本揭露的一些實施例中,接收器30將來自LNB降頻器15的訊號轉換為可用於內容顯示的形式或類似者。在本揭露的一些實施例中,接收器30包含但不限於電視調諧器-接收器、數位視訊記錄器(digital video recorder,DVR)、電視接收器、以及機上盒(STB)。 In some embodiments of the present disclosure, the LNB downconverter 15 receives satellite signals from the satellite antenna 13 and converts the received satellite signals into intermediate frequencies. (IF) and amplify the IF signal to an acceptable level of output. In some embodiments of the present disclosure, the receiver 30 converts the signal from the LNB downconverter 15 into a form usable for content display or the like. In some embodiments of the present disclosure, receiver 30 includes, but is not limited to, a television tuner-receiver, a digital video recorder (DVR), a television receiver, and a set-top box (STB).
第2圖係一示意圖,例示本揭露一些實施例的功率分配器20。在本揭露的一些實施例中,功率分配器20包括第一埠21,經配置以接收來自LNB降頻器15的訊號以及複數個第二埠23A、23B,其中訊號分佈電路100將第一埠21電連接至複數個第二埠23A、23B,因而形成訊號分佈路徑101,其將來自第一埠21(LNB降頻器15)的訊號分佈至複數個第二埠23A、23B(接收器30);複數個電源供應電路200,其將複數個第二埠23A、23B電連接至第一埠21,因而形成複數個電源供應路徑201;以及指令傳輸電路300,其將複數個第二埠23A、23B電連接至第一埠21,因而形成指令轉送路徑301。 2 is a schematic diagram illustrating a power splitter 20 of some embodiments of the present disclosure. In some embodiments of the present disclosure, the power splitter 20 includes a first port 21 configured to receive signals from the LNB downconverter 15 and a plurality of second ports 23A, 23B, wherein the signal distribution circuit 100 will be the first 21 is electrically connected to a plurality of second turns 23A, 23B, thereby forming a signal distribution path 101 that distributes signals from the first turn 21 (LNB downconverter 15) to a plurality of second turns 23A, 23B (receiver 30 a plurality of power supply circuits 200 electrically connecting a plurality of second turns 23A, 23B to the first turn 21, thereby forming a plurality of power supply paths 201; and an instruction transfer circuit 300 for a plurality of second turns 23A 23B is electrically connected to the first port 21, thus forming an instruction transfer path 301.
第3圖係一電路圖,例示本揭露一些實施例的功率分配器20。在本揭露的一些實施例中,訊號分佈電路100包括兩個電感器L1、L2,其各自具有連接至第一埠21的第一端以及連接至電阻器R1的第二端,其中該兩個電感器L1、L2的第二端係電連接電阻器R1的兩端。在本揭露的一些實施例中,功率分配器20另包括訊號分佈電路100與複數個第二埠23A、23B之間的複數個DC阻隔電容器(DC blocking capacitor)C1、C2。 Figure 3 is a circuit diagram illustrating a power splitter 20 of some embodiments of the present disclosure. In some embodiments of the present disclosure, the signal distribution circuit 100 includes two inductors L1, L2 each having a first end connected to the first turn 21 and a second end connected to the resistor R1, wherein the two The second ends of the inductors L1, L2 are electrically connected to both ends of the resistor R1. In some embodiments of the present disclosure, the power splitter 20 further includes a plurality of DC blocking capacitors C1, C2 between the signal distribution circuit 100 and the plurality of second turns 23A, 23B.
在本揭露的一些實施例中,複數個電源供應電路200各自包括串聯連接的濾波器213與二極體D1(D2),其中濾波器213包括並聯連接的電感器L6(L7)與電容器C6(C7)。在本揭露的一些實施例中,複數電源供應電路200各自經由電感器L5而電連接至第一埠21。 In some embodiments of the present disclosure, the plurality of power supply circuits 200 each include a filter 213 and a diode D1 (D2) connected in series, wherein the filter 213 includes an inductor L6 (L7) and a capacitor C6 connected in parallel ( C7). In some embodiments of the present disclosure, the plurality of power supply circuits 200 are each electrically coupled to the first turn 21 via an inductor L5.
在本揭露的一些實施例中,指令傳輸電路300包含控制器單元310,例如微控制器單元(MCU),其被編程以將來自複數個第二埠23A、23B的DiSEqC指令依先進先出的方式轉送至第一埠21。在本揭露的一些實施例中,控制器單元310的輸入經由串聯連接的電感器L3(L4)與電阻器R2(R3)而電連接至複數個第二埠23A、23B之一,控制器單元310的輸出係經由電感器L5而電連接至第一埠21。 In some embodiments of the present disclosure, the instruction transfer circuit 300 includes a controller unit 310, such as a microcontroller unit (MCU), programmed to prioritize DiSEqC instructions from a plurality of second ports 23A, 23B. The method is forwarded to the first 埠21. In some embodiments of the present disclosure, the input of the controller unit 310 is electrically connected to one of the plurality of second turns 23A, 23B via the inductor L3 (L4) and the resistor R2 (R3) connected in series, the controller unit The output of 310 is electrically coupled to the first port 21 via inductor L5.
第4圖係一電路圖,例示本揭露一些實施例的功率分配器20的訊號分佈路徑101。在本揭露的一些實施例中,訊號分佈電路100係經配置以接收來自第一埠21的衛星訊號(SS),並且將衛星訊號(SS)經由電感器L1(L2)與作為DC阻隔電容器的電容器C1(C2),而傳輸至複數個第二埠23A、23B。 Figure 4 is a circuit diagram illustrating the signal distribution path 101 of the power splitter 20 of some embodiments of the present disclosure. In some embodiments of the present disclosure, the signal distribution circuit 100 is configured to receive a satellite signal (SS) from the first port 21 and to transmit the satellite signal (SS) via the inductor L1 (L2) to the DC blocking capacitor. Capacitor C1 (C2) is transmitted to a plurality of second turns 23A, 23B.
第5圖係一電路圖,例示本揭露一些實施例的功率分配器20的指令轉送路徑301。接收器30係經配置以根據DiSEqC指令而與LNB降頻器15通訊。在本揭露的一些實施例中,將來自不同接收器30的DiSEqC指令自第二埠23A、23B經由不同的指令轉送路徑301而傳輸至控制器單元310,控制器單元310再將所接收的 DiSEqC指令依先進先出的方式轉送至LNB降頻器15,因而避免指令衝突。 Figure 5 is a circuit diagram illustrating an instruction transfer path 301 of the power splitter 20 of some embodiments of the present disclosure. Receiver 30 is configured to communicate with LNB downconverter 15 in accordance with the DiSEqC command. In some embodiments of the present disclosure, DiSEqC commands from different receivers 30 are transmitted from the second port 23A, 23B to the controller unit 310 via different command forwarding paths 301, which the controller unit 310 will then receive. The DiSEqC command is forwarded to the LNB downconverter 15 in a first-in, first-out manner, thus avoiding instruction conflicts.
第6圖係一電路圖,例示本揭露一些實施例的功率分配器20的電源供應路徑201。在本揭露的一些實施例中,接收器30經由第二埠23A、23B、電源供應電路200以及第一埠21,提供LNB降頻器15的操作電源(DC)。根據DiSEqC協定,操作電源與DiSEqC指令可藉由不同電壓傳送至LNB降頻器15。在本揭露的一些實施例中,操作電源與DiSEqC指令係自第二埠23A、23B分別經由不同路徑而傳送至第一埠21,其中不同路徑係指電源供應路徑201與指令轉送路徑301,如此DiSEqC指令的傳輸不會受到操作電源之供應的影響。在本揭露的一些實施例中,DiSEqC指令的獨立傳輸路徑(指令轉送路徑)可有效改善接收器30與LNB降頻器15之間DiSEqC指令的傳輸品質及效率。 Figure 6 is a circuit diagram illustrating a power supply path 201 of the power splitter 20 of some embodiments of the present disclosure. In some embodiments of the present disclosure, the receiver 30 provides an operating power supply (DC) for the LNB downconverter 15 via the second ports 23A, 23B, the power supply circuit 200, and the first port 21. According to the DiSEqC protocol, the operating power supply and the DiSEqC command can be transmitted to the LNB downconverter 15 by different voltages. In some embodiments of the present disclosure, the operating power supply and the DiSEqC command are transmitted from the second port 23A, 23B to the first port 21 via different paths, wherein the different paths refer to the power supply path 201 and the command transfer path 301. The transmission of the DiSEqC instruction is not affected by the supply of operating power. In some embodiments of the present disclosure, the independent transmission path (instruction forwarding path) of the DiSEqC instruction can effectively improve the transmission quality and efficiency of the DiSEqC instruction between the receiver 30 and the LNB downconverter 15.
第7圖係一圖式,例示本揭露一些實施例的訊號分佈電路的變異。在本揭露的一些實施例中,訊號分佈電路100可將衛星訊號經由兩個第二埠23A、23B而分佈至兩個接收器30。相對地,訊號分佈電路100’可將衛星訊號經由四個第二埠(23A、23B、23C、23D)而分佈至四個接收器30。 Figure 7 is a diagram illustrating variations of the signal distribution circuit of some embodiments of the present disclosure. In some embodiments of the present disclosure, the signal distribution circuit 100 can distribute the satellite signals to the two receivers 30 via the two second ports 23A, 23B. In contrast, the signal distribution circuit 100' can distribute the satellite signals to the four receivers 30 via the four second ports (23A, 23B, 23C, 23D).
在本揭露的一些實施例中,訊號分佈電路100’包括電連接至第一埠21的第一階分佈器110以及兩個第二階分佈器120,其將第一階分佈器110電連接至複數個第二埠(23A、23B、23C、23D)。在本揭露的一些實施例中,第一階分佈器110與第二 階分佈器120具有相同的電路元件(兩個電感器與一個電阻器)與架構。在本揭露的一些實施例中,第一階分佈器110與第二階分佈器120具有相同的電路元件(兩個電感器與一個電阻器)與架構作為訊號分佈電路100。 In some embodiments of the present disclosure, the signal distribution circuit 100' includes a first order distributor 110 electrically coupled to the first turn 21 and two second order spreaders 120 that electrically connect the first order spreader 110 to A plurality of second turns (23A, 23B, 23C, 23D). In some embodiments of the present disclosure, the first order distributor 110 and the second The order spreader 120 has the same circuit components (two inductors and one resistor) and architecture. In some embodiments of the present disclosure, the first order distributor 110 and the second order distributor 120 have the same circuit components (two inductors and one resistor) and the architecture as the signal distribution circuit 100.
在本揭露的一些實施例中,第一階分佈器110的輸入係電連接至第一埠21,第二階分佈器120的輸入係電連接至第一階分佈器110的輸出,以及第二階分佈器120的輸出係電連接至複數個第二埠(23A、23B、23C、23D)之一。在本揭露的一些實施例中,可藉由在第二階分佈器120之後增加更多階分佈器而進一步擴充訊號分佈電路100’,因而增加第二埠的數目而連接更多的接收器30;例如,在第二階分佈器120之後,增加四個第三階分佈器可增加8個第二埠;在第三階分佈器之後,增加8個第四階分佈器,而增加16個第二埠,依此類推。 In some embodiments of the present disclosure, the input of the first order spreader 110 is electrically coupled to the first turn 21, the input of the second order spreader 120 is electrically coupled to the output of the first order spreader 110, and the second The output of the order spreader 120 is electrically coupled to one of a plurality of second turns (23A, 23B, 23C, 23D). In some embodiments of the present disclosure, the signal distribution circuit 100' can be further expanded by adding more order spreaders after the second order spreader 120, thereby increasing the number of second turns to connect more receivers 30. For example, after the second-order distributor 120, adding four third-order distributors may add 8 second turns; after the third-order spreader, adding 8 fourth-order spreaders, and adding 16 Second, and so on.
第8圖係一功能方塊圖,例示Silicon Laboratories,Inc.提供的控制器單元。在本揭露的一些實施例中,藉由Silicon Laboratories,Inc.供應的晶片EFM8UB1x-QFN20而實現控制器單元310。在本揭露的一些實施例中,第8圖中的控制器核心中的記憶體(快閃程式記憶體、SRAM、XRAM)可用於作為一緩衝器;接腳(P0.n、P1.n、P2.n、P3.n)之一可作為電連接至第一埠21的接腳,該等接腳中的兩個可做為電連接至第二埠23A、23B的接腳。 Figure 8 is a functional block diagram illustrating a controller unit provided by Silicon Laboratories, Inc. In some embodiments of the present disclosure, controller unit 310 is implemented by wafer EFM8UB1x-QFN20 supplied by Silicon Laboratories, Inc. In some embodiments of the present disclosure, the memory (flash program memory, SRAM, XRAM) in the controller core in FIG. 8 can be used as a buffer; pins (P0.n, P1.n, One of P2.n, P3.n) can be used as a pin electrically connected to the first port 21, and two of the pins can be used as pins that are electrically connected to the second port 23A, 23B.
第9圖係一流程圖,說明本揭露一些實施例的控制器單元310管理DiSEqC指令。在本揭露的一些實施例中,當控制器單 元310經由第二埠23A自接收器30(例如機上盒)接收DiSEqC指令時,控制器單元310檢查第一埠21(LNB降頻器15)是否忙於處理先前接收的DiSEqC指令。若檢查結果為『是』,則控制器單元310將所接收的DiSEqC指令儲存於緩衝器中,並且設定計時器,亦即設定時間;若檢查結果為『否』,則控制器單元310直接將所接收的DiSEqC指令經由第一埠21與單纜17轉送至LNB降頻器15,以進一步解調(de-modulation),並且將第一埠21的狀態旗標設定為『忙碌』。 Figure 9 is a flow diagram illustrating the controller unit 310 of some embodiments of the present disclosure managing DiSEqC instructions. In some embodiments of the present disclosure, when the controller is single When the element 310 receives the DiSEqC command from the receiver 30 (e.g., the set-top box) via the second port 23A, the controller unit 310 checks if the first port 21 (the LNB downconverter 15) is busy processing the previously received DiSEqC command. If the result of the check is "Yes", the controller unit 310 stores the received DiSEqC command in the buffer, and sets a timer, that is, sets the time; if the check result is "No", the controller unit 310 directly The received DiSEqC command is forwarded to the LNB downconverter 15 via the first port 21 and the single cable 17 for further de-modulation, and the status flag of the first port 21 is set to "busy".
在控制器單元310接收DiSEqC指令之後,LNB降頻器15將經由第一埠21與單纜17傳送DiSEqC回傳(DiSEqC reply)訊號至控制器單元310。在自LNB降頻器15接收DiSEqC回傳訊號之後,控制器單元310經由第二埠23A將傳送DiSEqC回傳訊號轉送至對應的接收器30 After the controller unit 310 receives the DiSEqC command, the LNB downconverter 15 will transmit a DiSEqC backhaul (DiSEqC reply) signal to the controller unit 310 via the first port 21 and the single cable 17. After receiving the DiSEqC backhaul signal from the LNB downconverter 15, the controller unit 310 forwards the transmitted DiSEqC backhaul signal to the corresponding receiver 30 via the second port 23A.
接著,控制器單元310檢查緩衝中是否有儲存DiSEqC指令。若檢查結果為『否』,則控制器單元310清除第一埠21的狀態旗標,並且等待接收由接收器30經由第二埠23A、23B所傳送的下一個DiSEqC指令。若檢查結果為『是』,則控制器310進一步檢查計時器是否過期(亦即檢查是否逾期)。若該計時器過期,控制器單元310則丟棄(drop)儲存於緩衝器中的DiSEqC指令,清除第一埠21的狀態旗標,並等待接收下一個DiSEqC指令。若計時器未過期,控制器單元310則經由第一埠21與單纜17將儲存於緩衝器中的DiSEqC指令轉送至LNB降頻器15以進一步解調,而後將 第一埠21的狀態旗標設定為『忙碌』。 Next, the controller unit 310 checks if there is a DiSEqC instruction stored in the buffer. If the result of the check is "NO", the controller unit 310 clears the status flag of the first port 21 and waits to receive the next DiSEqC command transmitted by the receiver 30 via the second port 23A, 23B. If the result of the check is "Yes", the controller 310 further checks if the timer has expired (i.e., checks if it is overdue). If the timer expires, controller unit 310 drops the DiSEqC instruction stored in the buffer, clears the status flag of the first 埠 21, and waits to receive the next DiSEqC instruction. If the timer has not expired, the controller unit 310 forwards the DiSEqC command stored in the buffer to the LNB downconverter 15 via the first port 21 and the single cable 17 for further demodulation, and then The status flag of the first 埠 21 is set to "busy".
在未使用本揭露之功率分配器20的先前技術中,當數個接收器30同時經由單纜17傳送DiSEqC指令至LNB降頻器15時,即發生指令衝突;其中只有一個接收器30勝過其他接收器。換言之,數個接收器30中僅有一個成功傳送其DiSEqC指令至LNB降頻器15,其他接收器失敗且必須持續重新傳送DiSEqC指令,直到傳輸成功。顯然,該等接收器30與LNB降頻器15之間的傳輸效率不良。相對地,在本揭露的一些實施例中,來自不同接收器30的DiSEqC指令係經由不同的指令轉送路徑301而傳輸至控制器單元310,而控制器單元310係被編程依先進先出的方式轉送DiSEqC指令至LNB降頻器15,因而解決先前技術的指令衝突。 In the prior art without the power splitter 20 of the present disclosure, when several receivers 30 simultaneously transmit a DiSEqC command to the LNB downconverter 15 via the single cable 17, an instruction conflict occurs; of which only one receiver 30 outperforms Other receivers. In other words, only one of the plurality of receivers 30 successfully transmits its DiSEqC command to the LNB downconverter 15, the other receivers fail and must continue to retransmit the DiSEqC command until the transfer is successful. Obviously, the transmission efficiency between the receivers 30 and the LNB downconverter 15 is poor. In contrast, in some embodiments of the present disclosure, DiSEqC commands from different receivers 30 are transmitted to controller unit 310 via different command forwarding paths 301, while controller unit 310 is programmed in a first in first out manner. The DiSEqC command is forwarded to the LNB downconverter 15, thus solving the prior art instruction conflict.
根據DiSEqC協定,DiSEqC指令可由兩種不同電壓(例如13伏特與18伏特)自該等接收器30傳輸至LNB降頻器15。當一接收器30以長電纜的高電壓傳輸第一DiSEqC指令,同時另一接收器30以短電纜的低電壓傳輸第二DiSEqC指令時,由於長電纜的電壓降(voltage drop)可能降低該高電壓而低於該低電壓,因而第二DiSEqC指令可能勝過第一DiSEqC指令。因此,在高電壓的第一DiSEqC指令之傳輸會失敗。在本揭露的一些實施例中,經由不同的指令轉送路徑301,將來自不同接收器30的DiSEqC指令傳輸至控制器單元310,而控制器單元310被編程依先進先出的方式將DiSEqC指令轉送至LNB降頻器15,因而解決電纜長度之電壓降所造成的問題。 According to the DiSEqC protocol, the DiSEqC command can be transmitted from the receivers 30 to the LNB downconverter 15 by two different voltages (e.g., 13 volts and 18 volts). When a receiver 30 transmits a first DiSEqC command with a high voltage of a long cable while another receiver 30 transmits a second DiSEqC command with a low voltage of a short cable, the voltage drop due to the long cable may be lowered. The voltage is below the low voltage, so the second DiSEqC command may outperform the first DiSEqC command. Therefore, the transmission of the first DiSEqC instruction at high voltage will fail. In some embodiments of the present disclosure, DiSEqC instructions from different receivers 30 are transmitted to controller unit 310 via different instruction forwarding paths 301, and controller unit 310 is programmed to forward DiSEqC instructions in a first in first out manner. To the LNB downconverter 15, thus solving the problem caused by the voltage drop of the cable length.
在本揭露的一些實施例中,可藉由不同電壓傳輸操作電源與DiSEqC指令,本揭露將操作電源與DiSEqC指令經由不同路徑自第二埠傳輸至第一埠,其中不同路徑係指電源供應路徑201與指令轉送路徑301,如此DiSEqC指令的傳輸不會受到操作電源之供應影響。在本揭露的一些實施例中,DiSEqC指令的獨立傳輸路徑(指令轉送路徑301)可以有效改善該等接收器30與LNB降頻器15之間的傳輸品質與效率。 In some embodiments of the present disclosure, the operating power supply and the DiSEqC command may be transmitted by different voltage transmissions. The present disclosure transmits the operating power supply and the DiSEqC command from the second port to the first port via different paths, where the different paths refer to the power supply path. 201 and the instruction transfer path 301, such that the transmission of the DiSEqC instruction is not affected by the supply of the operating power. In some embodiments of the present disclosure, the independent transmission path (instruction forwarding path 301) of the DiSEqC instruction can effectively improve the transmission quality and efficiency between the receiver 30 and the LNB downconverter 15.
簡言之,本揭露提供一種功率分配器,其包括第一埠,經配置以接收衛星訊號,以及複數個第二埠;訊號分佈電路,將該第一埠電連接至該複數個第二埠;至少一電源供應電路,將該複數個第二埠電連接至該第一埠;以及指令傳輸電路,將該複數個第二埠電連接至該第一埠,其中該指令傳輸電路包含控制器單元,其被編程依先進先出的方式將來自該複數個第二埠的DiSEqC指令轉送至該第一埠。 Briefly stated, the present disclosure provides a power splitter including a first port configured to receive a satellite signal and a plurality of second ports, and a signal distribution circuit to electrically connect the first port to the plurality of second ports At least one power supply circuit electrically connecting the plurality of second turns to the first port; and an instruction transmission circuit electrically connecting the plurality of second ports to the first port, wherein the command transmission circuit includes a controller A unit programmed to forward the DiSEqC command from the plurality of second turns to the first port in a first in first out manner.
本揭露亦提供一種衛星訊號接收系統,其包括低雜訊降頻器(low noise block down-converter),以接收來自衛星天線的衛星訊號;複數個接收器,經配置以將來自該低雜訊降頻器的該衛星訊號傳輸至顯示器裝置;以及功率分配器。在本揭露的一些實施例中,該功率分配器包含經由單纜而電連接至該低雜訊降頻器的第一埠;電連接至該複數個接收器的複數個第二埠;訊號分佈電路,其將該第一埠電連接至該複數個第二埠;複數個電源供應電路,其將該複數個第二埠電連接至該第一埠;以及指令傳 輸電路,其將該複數個第二埠電連接至該第一埠,其中該指令傳輸電路包含控制器單元,其被編程依先進先出的方式,將DiSEqC指令從該複數個第二埠轉送至該第一埠。 The disclosure also provides a satellite signal receiving system including a low noise block down-converter for receiving satellite signals from a satellite antenna; a plurality of receivers configured to receive the low noise The satellite signal of the downconverter is transmitted to the display device; and the power splitter. In some embodiments of the present disclosure, the power splitter includes a first port electrically coupled to the low noise downconverter via a single cable; a plurality of second ports electrically coupled to the plurality of receivers; signal distribution a circuit electrically connecting the first turn to the plurality of second turns; a plurality of power supply circuits electrically connecting the plurality of second turns to the first turn; and the command pass a transmission circuit that electrically connects the plurality of second turns to the first port, wherein the command transmission circuit includes a controller unit programmed to transfer the DiSEqC command from the plurality of second ports in a first in first out manner To the first one.
前述內容概述一些實施方式的特徵,因而熟知此技藝之人士可更加理解本申請案揭示內容之各方面。熟知此技藝之人士應理解可輕易使用本申請案揭示內容作為基礎,用於設計或修飾其他製程與結構而實現與本申請案所述之實施方式具有相同目的與/或達到相同優點。熟知此技藝之人士亦應理解此均等架構並不脫離本申請案揭示內容的精神與範圍,以及熟知此技藝之人士可進行各種變化、取代與替換,而不脫離本申請案揭示內容之精神與範圍。 The foregoing is a summary of the features of the embodiments, and those skilled in the art can understand the various aspects of the disclosure. Those skilled in the art will appreciate that the disclosure of the present application can be readily utilized as a basis for designing or modifying other processes and structures to achieve the same objectives and/or the same advantages as the embodiments described herein. It should be understood by those skilled in the art that the present invention is not limited by the spirit and scope of the present disclosure, and that various changes, substitutions and substitutions can be made by those skilled in the art without departing from the spirit of the disclosure. range.
Claims (18)
一種功率分配器,包括:一第一埠,經配置以接收衛星訊號;複數個第二埠;一訊號分佈電路,將該第一埠電連接至該複數個第二埠;至少一電源供應電路,將該複數個第二埠電連接至該第一埠;以及一指令傳輸電路,將該複數個第二埠電連接至該第一埠,其中該指令傳輸電路包含一控制器單元,其被編程依先進先出的方式將來自該複數個第二埠的DiSEqC指令轉送至該第一埠;其中該複數個電源供應電路各自包括串聯連接的一濾波器與一二極體。 A power divider includes: a first port configured to receive a satellite signal; a plurality of second ports; a signal distribution circuit to electrically connect the first port to the plurality of second ports; at least one power supply circuit Connecting the plurality of second turns to the first port; and an instruction transmission circuit electrically connecting the plurality of second ports to the first port, wherein the command transmission circuit includes a controller unit Programming forwards the DiSEqC command from the plurality of second turns to the first port in a first-in-first-out manner; wherein the plurality of power supply circuits each include a filter and a diode connected in series. 根據申請專利範圍第1項所述之功率分配器,其中該訊號分佈電路包括兩個電感器,其各自具有連接至該第一埠的一第一端以及連接至一電阻器的一第二端。 The power splitter of claim 1, wherein the signal distribution circuit comprises two inductors each having a first end connected to the first turn and a second end connected to a resistor . 根據申請專利範圍第1項所述之功率分配器,其中該訊號分佈電路包括電連接至該第一埠的一第一階分佈器,以及電連接於該第一階分佈器與該複數個第二埠之間的兩個第二階分佈器。 The power splitter of claim 1, wherein the signal distribution circuit includes a first-order distributor electrically connected to the first turn, and electrically connected to the first-order distributor and the plurality of Two second-order distributors between two turns. 根據申請專利範圍第3項所述之功率分配器,其中該第一階分佈器的一輸入係電連接至該第一埠,該第二階分佈器的一輸入係電連接至該第一階分佈器的一輸出,以及該第二階分 佈器的一輸出係電連接至該複數個第二埠其中之一。 The power divider of claim 3, wherein an input of the first-stage distributor is electrically connected to the first port, and an input of the second-stage distributor is electrically connected to the first step An output of the distributor, and the second order An output of the cloth is electrically connected to one of the plurality of second turns. 根據申請專利範圍第1項所述之功率分配器,另包括在該訊號分佈電路與該複數個第二埠之間的複數個DC阻隔電容器。 The power splitter of claim 1, further comprising a plurality of DC blocking capacitors between the signal distribution circuit and the plurality of second turns. 根據申請專利範圍第1項所述之功率分配器,其中該濾波器包括並聯連接的一電感器與一電容器。 The power divider of claim 1, wherein the filter comprises an inductor and a capacitor connected in parallel. 根據申請專利範圍第1項所述之功率分配器,其中該複數個電源供應電路各自經由一電感器而電連接至該第一埠。 The power splitter of claim 1, wherein the plurality of power supply circuits are each electrically connected to the first turn via an inductor. 根據申請專利範圍第1項所述之功率分配器,其中該控制器單元的一輸出係經由一電感器而電連接至該第一埠。 The power splitter of claim 1, wherein an output of the controller unit is electrically coupled to the first turn via an inductor. 根據申請專利範圍第1項所述之功率分配器,其中該控制器單元的一輸入係經由串聯的一電感器與一電阻器而電連接至該複數個第二埠其中之一。 The power splitter of claim 1, wherein an input of the controller unit is electrically connected to one of the plurality of second turns via an inductor and a resistor connected in series. 一種衛星訊號接收系統,其包括:一低雜訊降頻器,經配置以接收來自一衛星天線的衛星訊號;複數個接收器,其係經配置以將該衛星訊號自該低雜訊降頻器傳輸至一顯示器裝置;以及一功率分配器,其包括:一第一埠,其經由一條單纜而電連接至該低雜訊降頻器;複數個第二埠,其電連接至該複數個接收器; 一訊號分佈電路,其將該第一埠電連接至該複數個第二埠;複數個電源供應電路,其將該複數個第二埠電連接至該第一埠;以及一指令傳輸電路,其將該複數個第二埠電連接至該第一埠,其中該指令傳輸電路包含一控制器單元,其被編程依先進先出的方式,將DiSEqC指令從該複數個第二埠轉送至該第一埠;其中該複數個電源供應電路各自包括串聯連接的一濾波器與一二極體。 A satellite signal receiving system comprising: a low noise downconverter configured to receive satellite signals from a satellite antenna; a plurality of receivers configured to downconvert the satellite signal from the low noise Transmitting to a display device; and a power splitter comprising: a first port electrically coupled to the low noise downconverter via a single cable; a plurality of second turns electrically coupled to the plurality Receiver a signal distribution circuit electrically connecting the first plurality of turns to the plurality of second turns; a plurality of power supply circuits electrically connecting the plurality of second turns to the first turn; and an instruction transfer circuit Connecting the plurality of second turns to the first port, wherein the command transmission circuit includes a controller unit programmed to transfer the DiSEqC command from the plurality of second ports to the first in a first in first out manner One of the plurality of power supply circuits each includes a filter and a diode connected in series. 根據申請專利範圍第10項所述之衛星訊號接收系統,其中該訊號分佈電路包括兩個電感器,其各自具有連接至該第一埠的一第一端,以及連接至一電阻器的一第二端。 The satellite signal receiving system of claim 10, wherein the signal distribution circuit comprises two inductors each having a first end connected to the first turn and a first connected to a resistor Two ends. 根據申請專利範圍第10項所述之衛星訊號接收系統,其中該訊號分佈電路包括電連接至該第一埠的一第一階分佈器,以及電連接於該第一階分佈器與該複數個第二埠之間的兩個第二階分佈器。 The satellite signal receiving system of claim 10, wherein the signal distribution circuit comprises a first order distributor electrically connected to the first turn, and electrically connected to the first order spreader and the plurality of Two second-order distributors between the second turns. 根據申請專利範圍第12項所述之衛星訊號接收系統,其中該第一階分佈器的一輸入係電連接至該第一埠,該第二階分佈器的一輸入係電連接至該第一階分佈器的一輸出,以及該第二階分佈器的一輸出係電連接至該複數個第二埠其中之一。 The satellite signal receiving system of claim 12, wherein an input of the first-stage distributor is electrically connected to the first port, and an input of the second-stage distributor is electrically connected to the first An output of the order spreader and an output of the second order spreader are electrically coupled to one of the plurality of second turns. 根據申請專利範圍第10項所述之衛星訊號接收系統,另包括在該訊號分佈電路與該複數個第二埠之間的複數個DC阻隔 電容器。 The satellite signal receiving system according to claim 10, further comprising a plurality of DC blockings between the signal distribution circuit and the plurality of second turns Capacitor. 根據申請專利範圍第10項所述之衛星訊號接收系統,其中該濾波器包括並聯連接的一電感器與一電容器。 A satellite signal receiving system according to claim 10, wherein the filter comprises an inductor and a capacitor connected in parallel. 根據申請專利範圍第10項所述之衛星訊號接收系統,其中該複數個電源供應電路各自經由一電感器而電連接至該第一埠。 The satellite signal receiving system of claim 10, wherein the plurality of power supply circuits are each electrically connected to the first turn via an inductor. 根據申請專利範圍第10項所述之衛星訊號接收系統,其中該控制器單元的一輸出係經由一電感器而電連接至該第一埠。 A satellite signal receiving system according to claim 10, wherein an output of the controller unit is electrically connected to the first port via an inductor. 根據申請專利範圍第10項所述之衛星訊號接收系統,其中該控制器單元的一輸入係經由串聯的一電感器與一電阻器而電連接至該複數個第二埠其中之一。 A satellite signal receiving system according to claim 10, wherein an input of the controller unit is electrically connected to one of the plurality of second turns via an inductor and a resistor connected in series.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW105122846A TWI629830B (en) | 2016-07-20 | 2016-07-20 | Power splitter and satellite signal reception system |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW105122846A TWI629830B (en) | 2016-07-20 | 2016-07-20 | Power splitter and satellite signal reception system |
Publications (2)
Publication Number | Publication Date |
---|---|
TW201804658A TW201804658A (en) | 2018-02-01 |
TWI629830B true TWI629830B (en) | 2018-07-11 |
Family
ID=62014097
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW105122846A TWI629830B (en) | 2016-07-20 | 2016-07-20 | Power splitter and satellite signal reception system |
Country Status (1)
Country | Link |
---|---|
TW (1) | TWI629830B (en) |
Citations (7)
* Cited by examiner, † Cited by third partyPublication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5072199A (en) * | 1990-08-02 | 1991-12-10 | The Boeing Company | Broadband N-way active power splitter |
US20030179723A1 (en) * | 2002-03-21 | 2003-09-25 | Abram Novak | Satellite signal distribution systems |
US20060174282A1 (en) * | 2005-01-31 | 2006-08-03 | Pro Brand International, Inc. | Bi-directional signal coupler |
WO2011053226A1 (en) * | 2009-10-26 | 2011-05-05 | Raycore Fiber Optic Solutions Ab | Converter for a satellite reception system and such system |
CN103280621A (en) * | 2013-05-03 | 2013-09-04 | 安徽四创电子股份有限公司 | Five-quintiles power divider |
CN104363432A (en) * | 2014-10-29 | 2015-02-18 | 珠海市肯普电子科技有限公司 | Single-cable combined switch system |
CN205249153U (en) * | 2013-08-12 | 2016-05-18 | 株式会社村田制作所 | Power splitter |
-
2016
- 2016-07-20 TW TW105122846A patent/TWI629830B/en active
Patent Citations (7)
* Cited by examiner, † Cited by third partyPublication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5072199A (en) * | 1990-08-02 | 1991-12-10 | The Boeing Company | Broadband N-way active power splitter |
US20030179723A1 (en) * | 2002-03-21 | 2003-09-25 | Abram Novak | Satellite signal distribution systems |
US20060174282A1 (en) * | 2005-01-31 | 2006-08-03 | Pro Brand International, Inc. | Bi-directional signal coupler |
WO2011053226A1 (en) * | 2009-10-26 | 2011-05-05 | Raycore Fiber Optic Solutions Ab | Converter for a satellite reception system and such system |
CN103280621A (en) * | 2013-05-03 | 2013-09-04 | 安徽四创电子股份有限公司 | Five-quintiles power divider |
CN205249153U (en) * | 2013-08-12 | 2016-05-18 | 株式会社村田制作所 | Power splitter |
CN104363432A (en) * | 2014-10-29 | 2015-02-18 | 珠海市肯普电子科技有限公司 | Single-cable combined switch system |
Also Published As
Publication number | Publication date |
---|---|
TW201804658A (en) | 2018-02-01 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN1703871B (en) | 2010-09-29 | Home network device |
US8296817B2 (en) | 2012-10-23 | Apparatus for transporting home networking frame-based communications signals over coaxial cables |
US20210351900A1 (en) | 2021-11-11 | Transmitting Signals Using Directional Diversity Over a Network |
JP2012525764A (en) | 2012-10-22 | Filter with improved impedance matching with hybrid coupler |
WO2013119624A1 (en) | 2013-08-15 | Modular expandable system for data reception and distribution |
US9369107B2 (en) | 2016-06-14 | Apparatus and method for filtering singals in a receiver |
CN107645331A (en) | 2018-01-30 | Power distributor and satellite signal receiving system |
US9479818B2 (en) | 2016-10-25 | Apparatus and method for inserting electrical power or control signals into a diplexer circuit |
TWI629830B (en) | 2018-07-11 | Power splitter and satellite signal reception system |
US9516256B2 (en) | 2016-12-06 | Apparatus and method for processing a radio frequency signal |
US20090006625A1 (en) | 2009-01-01 | Method and system for allocating receiving resources in a gateway server |
TWI514785B (en) | 2015-12-21 | Optical low-noise block down-converter and satellite television system |
US20080007898A1 (en) | 2008-01-10 | Front-end device of set-top box for two-way communication |
EP3273627A1 (en) | 2018-01-24 | Power splitter and satellite signal reception system |
TWI462495B (en) | 2014-11-21 | Signal transceiver and adaptive impedance switch circuit |
US20170141965A1 (en) | 2017-05-18 | Method And System For A Wide-Bandwidth, On-Premises Network |
CN201131023Y (en) | 2008-10-08 | Digital conversion device of multiple satellite receiver |
US20140314131A1 (en) | 2014-10-23 | Signal Transceiver with Enhanced Return Loss in Power-off State |
CN101305554A (en) | 2008-11-12 | Frequency Selective Cable Reflector |
EP3041226A1 (en) | 2016-07-06 | A combiner for satellite TV reception |
JP5777995B2 (en) | 2015-09-16 | Television receiving equipment |
CN101312508A (en) | 2008-11-26 | Satellite digital video broadcast receiving circuit and signal receiving method thereof |
CN103580712B (en) | 2015-07-15 | Signal Transceiver and Adaptive Impedance Switching Circuit |
TWI497924B (en) | 2015-08-21 | Signal transceiver capable of enhancing return loss under power-off state |
CN104348505B (en) | 2016-09-28 | Signal Transceiver with Enhanced Return Loss in Power Off State |