US20120248624A1 - Semiconductor device and manufacturing method thereof - Google Patents

Images

Classifications

• • H—ELECTRICITY
  • H01—ELECTRIC ELEMENTS
  • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
  • H01L25/00—Assemblies consisting of a plurality of semiconductor or other solid state devices
  • H01L25/03—Assemblies consisting of a plurality of semiconductor or other solid state devices all the devices being of a type provided for in a single subclass of subclasses H10B, H10F, H10H, H10K or H10N, e.g. assemblies of rectifier diodes
  • H01L25/04—Assemblies consisting of a plurality of semiconductor or other solid state devices all the devices being of a type provided for in a single subclass of subclasses H10B, H10F, H10H, H10K or H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
  • H01L25/065—Assemblies consisting of a plurality of semiconductor or other solid state devices all the devices being of a type provided for in a single subclass of subclasses H10B, H10F, H10H, H10K or H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H10D89/00
  • H01L25/0657—Stacked arrangements of devices
• • H—ELECTRICITY
  • H01—ELECTRIC ELEMENTS
  • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
  • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
  • H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
  • H01L21/683—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping
  • H01L21/6835—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
  • H01L21/6836—Wafer tapes, e.g. grinding or dicing support tapes
• • H—ELECTRICITY
  • H01—ELECTRIC ELEMENTS
  • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
  • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
  • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
  • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
  • H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
  • H01L21/76898—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics formed through a semiconductor substrate
• • H—ELECTRICITY
  • H01—ELECTRIC ELEMENTS
  • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
  • H01L22/00—Testing or measuring during manufacture or treatment; Reliability measurements, i.e. testing of parts without further processing to modify the parts as such; Structural arrangements therefor
  • H01L22/20—Sequence of activities consisting of a plurality of measurements, corrections, marking or sorting steps
  • H01L22/22—Connection or disconnection of sub-entities or redundant parts of a device in response to a measurement
• • H—ELECTRICITY
  • H01—ELECTRIC ELEMENTS
  • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
  • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
  • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
  • H01L24/02—Bonding areas ; Manufacturing methods related thereto
  • H01L24/03—Manufacturing methods
• • H—ELECTRICITY
  • H01—ELECTRIC ELEMENTS
  • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
  • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
  • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
  • H01L24/02—Bonding areas ; Manufacturing methods related thereto
  • H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
  • H01L24/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
• • H—ELECTRICITY
  • H01—ELECTRIC ELEMENTS
  • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
  • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
  • H01L24/91—Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L24/80 - H01L24/90
  • H01L24/92—Specific sequence of method steps
• • H—ELECTRICITY
  • H01—ELECTRIC ELEMENTS
  • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
  • H01L25/00—Assemblies consisting of a plurality of semiconductor or other solid state devices
  • H01L25/50—Multistep manufacturing processes of assemblies consisting of devices, the devices being individual devices of subclass H10D or integrated devices of class H10
• • H—ELECTRICITY
  • H01—ELECTRIC ELEMENTS
  • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
  • H01L2221/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof covered by H01L21/00
  • H01L2221/67—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere
  • H01L2221/683—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping
  • H01L2221/68304—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
  • H01L2221/68372—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support used to support a device or wafer when forming electrical connections thereto
• • H—ELECTRICITY
  • H01—ELECTRIC ELEMENTS
  • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
  • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
  • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
  • H01L2224/02—Bonding areas; Manufacturing methods related thereto
  • H01L2224/03—Manufacturing methods
  • H01L2224/03001—Involving a temporary auxiliary member not forming part of the manufacturing apparatus, e.g. removable or sacrificial coating, film or substrate
  • H01L2224/03002—Involving a temporary auxiliary member not forming part of the manufacturing apparatus, e.g. removable or sacrificial coating, film or substrate for supporting the semiconductor or solid-state body
• • H—ELECTRICITY
  • H01—ELECTRIC ELEMENTS
  • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
  • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
  • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
  • H01L2224/02—Bonding areas; Manufacturing methods related thereto
  • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
  • H01L2224/0401—Bonding areas specifically adapted for bump connectors, e.g. under bump metallisation [UBM]
• • H—ELECTRICITY
  • H01—ELECTRIC ELEMENTS
  • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
  • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
  • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
  • H01L2224/02—Bonding areas; Manufacturing methods related thereto
  • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
  • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
  • H01L2224/0554—External layer
  • H01L2224/0556—Disposition
  • H01L2224/0557—Disposition the external layer being disposed on a via connection of the semiconductor or solid-state body
• • H—ELECTRICITY
  • H01—ELECTRIC ELEMENTS
  • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
  • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
  • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
  • H01L2224/02—Bonding areas; Manufacturing methods related thereto
  • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
  • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
  • H01L2224/0554—External layer
  • H01L2224/0556—Disposition
  • H01L2224/05571—Disposition the external layer being disposed in a recess of the surface
• • H—ELECTRICITY
  • H01—ELECTRIC ELEMENTS
  • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
  • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
  • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
  • H01L2224/02—Bonding areas; Manufacturing methods related thereto
  • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
  • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
  • H01L2224/0554—External layer
  • H01L2224/05599—Material
  • H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
  • H01L2224/05638—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
  • H01L2224/05647—Copper [Cu] as principal constituent
• • H—ELECTRICITY
  • H01—ELECTRIC ELEMENTS
  • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
  • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
  • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
  • H01L2224/10—Bump connectors; Manufacturing methods related thereto
  • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
  • H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
  • H01L2224/13001—Core members of the bump connector
  • H01L2224/1302—Disposition
  • H01L2224/13025—Disposition the bump connector being disposed on a via connection of the semiconductor or solid-state body
• • H—ELECTRICITY
  • H01—ELECTRIC ELEMENTS
  • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
  • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
  • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
  • H01L2224/10—Bump connectors; Manufacturing methods related thereto
  • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
  • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
  • H01L2224/161—Disposition
  • H01L2224/16135—Disposition the bump connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
  • H01L2224/16145—Disposition the bump connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
• • H—ELECTRICITY
  • H01—ELECTRIC ELEMENTS
  • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
  • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
  • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
  • H01L2224/10—Bump connectors; Manufacturing methods related thereto
  • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
  • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
  • H01L2224/161—Disposition
  • H01L2224/16135—Disposition the bump connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
  • H01L2224/16145—Disposition the bump connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
  • H01L2224/16146—Disposition the bump connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked the bump connector connecting to a via connection in the semiconductor or solid-state body
• • H—ELECTRICITY
  • H01—ELECTRIC ELEMENTS
  • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
  • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
  • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
  • H01L2224/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
  • H01L2224/23—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process
  • H01L2224/24—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process of an individual high density interconnect connector
  • H01L2224/241—Disposition
  • H01L2224/24135—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
  • H01L2224/24145—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
  • H01L2224/24146—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked the HDI interconnect connecting to the same level of the lower semiconductor or solid-state body at which the upper semiconductor or solid-state body is mounted
• • H—ELECTRICITY
  • H01—ELECTRIC ELEMENTS
  • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
  • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
  • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
  • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
  • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
  • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
  • H01L2224/321—Disposition
  • H01L2224/32135—Disposition the layer connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
  • H01L2224/32145—Disposition the layer connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
• • H—ELECTRICITY
  • H01—ELECTRIC ELEMENTS
  • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
  • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
  • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
  • H01L2224/82—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected by forming build-up interconnects at chip-level, e.g. for high density interconnects [HDI]
  • H01L2224/82001—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected by forming build-up interconnects at chip-level, e.g. for high density interconnects [HDI] involving a temporary auxiliary member not forming part of the bonding apparatus
  • H01L2224/82005—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected by forming build-up interconnects at chip-level, e.g. for high density interconnects [HDI] involving a temporary auxiliary member not forming part of the bonding apparatus being a temporary or sacrificial substrate
• • H—ELECTRICITY
  • H01—ELECTRIC ELEMENTS
  • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
  • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
  • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
  • H01L2224/82—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected by forming build-up interconnects at chip-level, e.g. for high density interconnects [HDI]
  • H01L2224/82009—Pre-treatment of the connector or the bonding area
  • H01L2224/8203—Reshaping, e.g. forming vias
  • H01L2224/82031—Reshaping, e.g. forming vias by chemical means, e.g. etching, anodisation
• • H—ELECTRICITY
  • H01—ELECTRIC ELEMENTS
  • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
  • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
  • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
  • H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
  • H01L2224/83001—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector involving a temporary auxiliary member not forming part of the bonding apparatus
  • H01L2224/83005—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector involving a temporary auxiliary member not forming part of the bonding apparatus being a temporary or sacrificial substrate
• • H—ELECTRICITY
  • H01—ELECTRIC ELEMENTS
  • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
  • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
  • H01L2224/91—Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L2224/80 - H01L2224/90
  • H01L2224/92—Specific sequence of method steps
  • H01L2224/9202—Forming additional connectors after the connecting process
• • H—ELECTRICITY
  • H01—ELECTRIC ELEMENTS
  • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
  • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
  • H01L2224/91—Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L2224/80 - H01L2224/90
  • H01L2224/92—Specific sequence of method steps
  • H01L2224/921—Connecting a surface with connectors of different types
  • H01L2224/9212—Sequential connecting processes
  • H01L2224/92132—Sequential connecting processes the first connecting process involving a build-up interconnect
• • H—ELECTRICITY
  • H01—ELECTRIC ELEMENTS
  • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
  • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
  • H01L2224/93—Batch processes
  • H01L2224/94—Batch processes at wafer-level, i.e. with connecting carried out on a wafer comprising a plurality of undiced individual devices
• • H—ELECTRICITY
  • H01—ELECTRIC ELEMENTS
  • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
  • H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
  • H01L2225/03—All the devices being of a type provided for in the same main group of the same subclass of class H10, e.g. assemblies of rectifier diodes
  • H01L2225/04—All the devices being of a type provided for in the same main group of the same subclass of class H10, e.g. assemblies of rectifier diodes the devices not having separate containers
  • H01L2225/065—All the devices being of a type provided for in the same main group of the same subclass of class H10
  • H01L2225/06503—Stacked arrangements of devices
  • H01L2225/06513—Bump or bump-like direct electrical connections between devices, e.g. flip-chip connection, solder bumps
• • H—ELECTRICITY
  • H01—ELECTRIC ELEMENTS
  • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
  • H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
  • H01L2225/03—All the devices being of a type provided for in the same main group of the same subclass of class H10, e.g. assemblies of rectifier diodes
  • H01L2225/04—All the devices being of a type provided for in the same main group of the same subclass of class H10, e.g. assemblies of rectifier diodes the devices not having separate containers
  • H01L2225/065—All the devices being of a type provided for in the same main group of the same subclass of class H10
  • H01L2225/06503—Stacked arrangements of devices
  • H01L2225/06541—Conductive via connections through the device, e.g. vertical interconnects, through silicon via [TSV]
  • H01L2225/06544—Design considerations for via connections, e.g. geometry or layout
• • H—ELECTRICITY
  • H01—ELECTRIC ELEMENTS
  • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
  • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
  • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
  • H01L24/02—Bonding areas ; Manufacturing methods related thereto
  • H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
  • H01L24/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
• • H—ELECTRICITY
  • H01—ELECTRIC ELEMENTS
  • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
  • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
  • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
  • H01L24/10—Bump connectors ; Manufacturing methods related thereto
  • H01L24/15—Structure, shape, material or disposition of the bump connectors after the connecting process
  • H01L24/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
• • H—ELECTRICITY
  • H01—ELECTRIC ELEMENTS
  • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
  • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
  • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
  • H01L24/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
  • H01L24/23—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process
  • H01L24/24—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process of an individual high density interconnect connector
• • H—ELECTRICITY
  • H01—ELECTRIC ELEMENTS
  • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
  • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
  • H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
  • H01L24/82—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected by forming build-up interconnects at chip-level, e.g. for high density interconnects [HDI]
• • H—ELECTRICITY
  • H01—ELECTRIC ELEMENTS
  • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
  • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
  • H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
  • H01L24/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
• • H—ELECTRICITY
  • H01—ELECTRIC ELEMENTS
  • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
  • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
  • H01L2924/0001—Technical content checked by a classifier
  • H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
• • H—ELECTRICITY
  • H01—ELECTRIC ELEMENTS
  • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
  • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
  • H01L2924/10—Details of semiconductor or other solid state devices to be connected
  • H01L2924/11—Device type
  • H01L2924/12—Passive devices, e.g. 2 terminal devices
  • H01L2924/1204—Optical Diode
  • H01L2924/12042—LASER

Definitions

• Embodiments described herein relate generally to a semiconductor device and a manufacturing method thereof.
• each chip has a through via hole, connecting pads formed on the top surface of the chip, and connecting bumps formed on the bottom surface of the chip. The bumps formed on an upper chip are connected to the pads formed on a lower chip, thereby electrically connecting the upper and lower chips.
• the method When the method of dividing the joined semiconductor wafers into chips is employed, it is impossible to select only non-defective semiconductor chips to be stacked. Accordingly, the method requires a countermeasure for avoiding the situation in which a failure occurs in the entire semiconductor module when a defective semiconductor chip is present.
• the situation in which a failure occurs in the entire semiconductor module can be avoided in the following manner, for example. That is, a trimming region is formed in advance for each of wiring lines connected to a via land, and if a defective chip is found, a laser beam is applied to the trimming region to disconnect the corresponding wiring line.
• FIG. 1 is a schematic plan view illustrating a configuration in the vicinity of a via land according to an embodiment
• FIGS. 2 to 11 are sectional views schematically illustrating an exemplary process of the manufacturing method of a semiconductor device according to the first embodiment
• FIG. 12 is a schematic diagram illustrating a semiconductor module according to a second embodiment.
• FIG. 13 is a schematic plan view of a semiconductor device including a via land having another shape.
• a first substrate includes a first semiconductor element provided above a first front surface of the first substrate; a first metal layer electrically connected to the first semiconductor element and having a first gap above the first front surface of the first substrate; and a first insulating layer formed above each of the first metal layer and the first front surface.
• the first substrate also includes a first conductor embedded in a first via hole at a forming position of the first metal layer, the first via hole penetrating the first substrate in a thickness direction thereof.
• a second substrate includes a second semiconductor element provided above a second front surface of the second substrate; and a second conductor embedded in a second via hole penetrating the second substrate in a thickness direction thereof.
• a first back surface opposed to the first front surface of the first substrate and the second front surface of the second substrate are joined together so as to connect the first conductor with the second conductor.
• the first conductor includes a first portion having a diameter equal to that of the first gap in a range between the first metal layer and the first front surface; and a second portion having a diameter greater than that of the first gap and smaller than an outer diameter of the first metal layer in a range between the first metal layer and the first back surface.
• the first insulating layer has a gap formed above the first metal layer, the gap being greater than the first gap and smaller than the outer diameter of the first metal layer.
• FIG. 1 is a schematic plan view of a via land according to the first embodiment.
• FIGS. 2 to 11 are sectional views each schematically illustrating an exemplary process of the manufacturing method of a semiconductor device according to the first embodiment.
• insulating layers 12 and 14 are formed on a semiconductor wafer 10
• a via land 16 made of metal is formed on the insulating layer 12 .
• the via land 16 has a doughnut shape in plan view (in a direction perpendicular to the principal surface of the semiconductor wafer 10 ), and the insulating layer 12 formed below the via land 16 is exposed at a central portion.
• the via land 16 is connected to a metal wiring line (hereinafter referred to as “wiring line”) 18 at an end portion.
• the wiring line 18 is connected to a semiconductor element not illustrated (for example, a semiconductor memory such as a flash memory or a DRAM (Dynamic Random Access Memory)).
• a semiconductor element not illustrated for example, a semiconductor memory such as a flash memory or a DRAM (Dynamic Random Access Memory)
• the insulating layer 14 is formed in a region at a predetermined distance or further from the center of the land so that a portion (a portion in the range from the land center to the predetermined distance) of the via land 16 is exposed.
• A represents the outer diameter of the via land 16 ;
• B represents the outer diameter of a portion of the via land 16 which is not, covered by the insulating layer 14 (an opening diameter of the insulating layer 14 ); and
• C represents the inner diameter of the via land 16 (diameter excluding the via land).
• A is 20 ⁇ m; B is 14 ⁇ m; and C is 7 ⁇ m.
• a plurality of chips (for example, about more than 700 chips for a wafer of 300 mm) is formed on the semiconductor wafer 10 , and each chip has the structure of the via land 16 as illustrated in FIGS. 1 and 2 .
• a test device such as a probe card.
• defective semiconductor chips are specified, which makes it possible to create drawing data, which is called a wafer map, representing the positions of the defective chips on the semiconductor wafer 10 .
• an etchant 71 is applied onto the via land 16 of a defective chip. As a result, the exposed portion of the via land 16 is removed. In the manner as described above, the semiconductor wafer 10 in which a part of the via land of each defective chip is removed can be obtained.
• the semiconductor wafer 10 is stacked with a second wafer 0 serving as a base substrate.
• the semiconductor wafer 0 has a number of connecting pads 2 corresponding to the number of the via lands 16 .
• the semiconductor wafer 0 and the semiconductor wafer 10 are joined together in the state where the connecting pads 2 of the semiconductor wafer 0 are aligned so as to be positioned immediately above the via land 16 which is provided on each chip of the semiconductor wafer 10 .
• an adhesive layer 6 is used to join the semiconductor wafers 0 and 10 together.
• the semiconductor wafers 0 and 10 may be directly joined together without using the adhesive layer 6 .
• a layer such as an insulating layer may be formed on either one or both of the semiconductor wafer 0 and the semiconductor wafer 10 , and the semiconductor wafers 0 and 10 may be joined together through the insulating layer or the like.
• an insulating layer for covering the insulating layer 14 and the via land 16 may be further formed.
• the combined thickness of the wafer 0 and the wafer 10 is 775 ⁇ m, for example.
• the back surface of the semiconductor wafer 10 is ground and polished to a thickness of 20 ⁇ m.
• the rigidity to withstand the polishing can be ensured.
• an insulating layer 17 is formed on the back surface (polished surface) of the semiconductor wafer 10 as illustrated in FIG. 4 .
• a resist pattern (not illustrated) is formed on the back surface using a well-known technique and dry etching is then performed, thereby forming a via hole 15 .
• the cross-section of the via hole 15 taken along the direction in parallel with the principal surface of the semiconductor wafer 10 has a substantially circular shape in the first embodiment.
• the center of the cross-section substantially coincides with the center of the via land 16 in plan view, and an inner diameter D (for example, 10 ⁇ m) of the cross-section satisfies the relation of A>D>C (A represents the outer diameter of the via land 16 ; C represents the inner diameter (diameter excluding the via land) of the via land 16 ; and D represents the inner diameter of the via hole 15 ).
• the via land 16 serves as a mask for inhibiting etching after a portion in the range from the back surface to the via land 16 of the wafer (including the insulating layers 17 and 12 ) is etched. Etching is continuously carried out through a gap portion of the via land 16 which is not blocked by the via land 16 . Etching is continued until the adhesive layer 6 is etched to reach the electrode pads 2 of the semiconductor wafer 0 .
• the via hole 15 thus formed has steps formed at positions corresponding to the via lands 16 as illustrated in FIG. 5 .
• the surface, which faces the back surface of the semiconductor wafer 10 of each of a part of the electrode pad 2 and a part of the via land 16 is exposed.
• the exposed portion of the electrode pad 2 has a diameter of about 7 ⁇ m and the exposed portion of the via land 16 has a diameter of about 10 ⁇ m (in this case, however, the via land 16 has a doughnut shape with an inner diameter of about 7 ⁇ m). Accordingly, the exposed area of the electrode pad 2 is substantially equal to the exposed area of the via land 16 .
• an insulating film 13 is formed on the inner wall of the via hole 15 .
• the insulation film 13 formed on the surface facing the back surface of the semiconductor wafer 10 is removed by RIE (Reactive Ion Etching), so that the insulating film 13 remains only on the side walls of the via hole 15 .
• a plating seed layer is formed within the via hole 15 , as needed, and copper plating is carried out using the semiconductor wafer 0 as a plating electrode.
• a metal 11 for example, copper
• the via hole 15 is formed in each chip region, the plating is performed in the state where the plurality of via holes 15 is electrically connected in parallel to the semiconductor wafer 0 .
• the use of the semiconductor wafer 0 as an electrode enables bottom-up filling, reduction of a void failure, and improvement in uniformity of the plating between the via holes 15 in the semiconductor wafer 10 . Additionally, even if the via holes have a high aspect ratio, the filling property can be improved.
• the surface of the via land 16 which faces the back surface side of the semiconductor wafer 10 is electrically connected to the metal 11 formed in the via hole 15 .
• the surface of the electrode pad 2 which faces the back surface side of the wafer 10 is electrically connected to the metal 11 formed in the via hole 15 .
• the exposed area of the via land 16 is substantially equal to the exposed area of the electrode pad 2 , which makes it possible to satisfactorily maintain the electrical connection between the exposed portions and the metal 11 formed in the via hole.
• a semiconductor element and a via land 26 are formed on each chip region of another semiconductor wafer 20 , and a failure test is then performed. As illustrated in FIG. 3 , a predetermined wiring line is removed in each defective chip. After that, as illustrated in FIG. 8 , the element surface of the semiconductor wafer 20 and the back surface (polished surface) of the semiconductor wafer 10 are joined together using an adhesive layer 72 . Then, the back surface of the semiconductor wafer 20 is polished to thereby thin the semiconductor wafer 20 to a thickness of 20 ⁇ m. An insulating film 23 is formed on the polished surface, and etching is then performed on the back surface of the semiconductor wafer 20 to thereby form a via hole 25 .
• the via hole 25 has a diameter greater than that of the gap of the via land 26 , and the via hole 25 is formed such that the center of the via hole 25 substantially coincides with the center of the via land 26 in plan view.
• the via hole 25 has a large diameter portion ranging from the back surface of the semiconductor wafer 20 to the via land 26 , and a small diameter portion ranging from the via land 26 to the metal 11 formed in the via hole 15 .
• the back surface of the semiconductor wafer 10 and the front surface of the semiconductor wafer 20 are joined together through the adhesive layer 72 . Accordingly, not only the semiconductor wafer 20 but also the adhesive layer 72 is etched to expose the metal 11 of the semiconductor wafer 10 .
• the via hole 25 penetrating the semiconductor wafer 20 is formed.
• a metal 21 is filled in the via hole 25 using the semiconductor wafer 0 as a plating electrode ( FIG. 8 ).
• FIG. 9 illustrates a structure in which semiconductor wafers 0 , 10 , 20 , 30 , 40 are stacked (components of the structure are illustrated in other figures, so reference numerals and explanation thereof are omitted).
• the semiconductor wafer 20 includes defective chips at illustrated positions.
• a part of the via land is removed using an etchant in the manner as described above, and the other semiconductor wafers 10 and 30 are then stacked. This allows the process for the via hole to be finished without being inhibited by the via land, during formation of the via hole in the semiconductor wafer 20 .
• the chip in the semiconductor wafer 20 and the conductor formed in the via hole are electrically disconnected.
• the front surface of the semiconductor wafer 0 is ground and polished to expose the connecting pads 2 (electrodes).
• the structure in which the semiconductor wafers 10 to 40 are stacked has a thickness of 80 ⁇ m. Accordingly, if the structure is held or clamped during the polishing of the semiconductor wafer 0 , the semiconductor wafer 0 can be suitably polished. This makes it possible to manufacture a structure including a via hole penetrating the entire structure and conductor portions (connecting pads 2 and conductor exposed to the back surface of the semiconductor wafer 40 ) which are electrically connected to the via hole and exposed to the front and back surfaces of the structure.
• the stacked layer structure of the semiconductor wafer is divided into chips by a well-known technique such as dicing or scribing.
• the stacked layer structure has a thickness of 80 ⁇ m or more. This enables favorable division.
• FIG. 11 illustrates a structure in which semiconductor modules 100 - 1 and 100 - 2 which are formed in the manner as described above are stacked through bumps 50 .
• the two semiconductor modules 100 - 1 and 100 - 2 are each formed by stacking four semiconductor substrates.
• modules having different number of substrates to be stacked for example, five layers or three layers
• the semiconductor module may be stacked with a semiconductor module having a 5-layer structure.
• the semiconductor module having the 4-layer structure includes no defective semiconductor chip
• the semiconductor module is further stacked with a semiconductor module having the 4-layer structure.
• the stack of semiconductor modules having different layer structures depending on the presence or absence of a defective chip enables adjustment of the entire memory capacity to be maintained constant.
• FIG. 12 is a schematic diagram of a semiconductor module according to a second embodiment. As for components fulfilling the same functions as those of the semiconductor module illustrated in the first embodiment, reference numerals and explanation thereof are omitted.
• via holes are used for a signal line, a ground line, a power supply line, and the like.
• a via land 52 in the semiconductor wafer 10 may have a structure with no gap. Insulating layers 54 and 56 are formed on the via land 52 .
• the following process can be employed. That is, a transparent base substrate, such as glass, is prepared in place of the semiconductor wafer 0 and the base substrate and the front surface of the semiconductor wafer 10 are temporarily joined together using an adhesive layer, which makes it possible to polish the back surface of the semiconductor wafer 10 .
• the plurality of joined semiconductor wafers is subjected to heat treatment and other treatments, and the entirety of the semiconductor wafer 10 and the base substrate is separated and removed. This leads to a reduction in cost of the semiconductor wafer 0 . It is also possible to employ a structure in which an electrode to be electrically connected to a via hole is provided on the semiconductor wafer 10 and the electrode is exposed to the front surface after the base substrate is removed.
• this structure is based on the premise of using an expensive SOI substrate, resulting in limitation of the application range. Further, joining of the element forming surfaces may result in lowered joining yield. Furthermore, there has been disclosed no method of forming a via hole penetrating a module (a structure having a plurality of semiconductor wafers stacked therein). Unlike such a conventional technique, the above embodiments are not limited to an SOI substrate and thus are widely applicable. Furthermore, in the above embodiments, the element forming surfaces are not joined together, thereby preventing the joining yield from being lowered. Moreover, each via hole is formed at the predetermined position after the wafers are joined together. This provides an advantage of easily forming the via hole penetrating the stacked structure even in the case where a large number of wafers are stacked.
• the present invention is not limited to the above embodiment, but can be modified in various manners.
• the number of wafers to be stacked is not limited to four, but eight or more wafers may be stacked.
• An increase in the number of wafers to be stacked may facilitate handling for separation or removal of a wafer or a base substrate.
• the base substrate which is thereafter separated or removed from the wafer structure various materials including a semiconductor wafer and a transparent substrate such as glass may be used.
• a transparent substrate such as glass
• glass or the like it is difficult to use the base substrate as a plating electrode.
• a method other than plating may be used to fill a conductor into a via hole. It is not necessary to fill the conductor in all the space within the via hole.
• the conductor may be disposed conformally.
• the relation of A (representing the outer diameter of the via land)>B (representing the outer diameter of a portion of the via land which is not covered by the upper insulating film)>C (representing the inner diameter of the via land) and the relation of A>D (representing the via hole diameter)>C are satisfied in a specific cross-section.
• the magnitude relation between the gap and the diameter it is sufficient that the magnitude relation between the gap of the metal layer in a certain cross-section (a surface perpendicular to the front surface of the substrate) and the diameter of the cross-section is ensured. It is not necessary to ensure the magnitude relation in any cross-section. For example, provided that the magnitude relation in a predetermined cross-section is ensured, the gap of the metal layer or the like in the vertical cross-section may be greater than the hole diameter.
• FIG. 13 is a schematic plan view of a semiconductor device including a via land having another shape.
• a via land 504 has a U-shape (the outline of the via land 504 covered with an upper insulating layer 510 is indicated by the dotted line).
• the via lands 504 are not provided at predetermined intervals, which makes it impossible to define the relation among A, B, and C.
• the via land functions as a mask during etching for formation of the via hole, thereby achieving an object of the present invention. From the same point of view, it is understood that even in the case where wiring lines formed in parallel with each other at predetermined intervals are used in place of the via land, for example, the same function as the via land of the second embodiment can be obtained.
• the via hole may be formed so as to satisfy the relation A>D>B.
• electrical insulation between the via hole (conductor formed therein) and the via land is not established only by removing the exposed portion of the via land in a defective chip, but the via land functions as a mask during etching for formation of the via hole.
• the name “via land” is used in the embodiments because a via land is provided in the middle of a through via hole and is electrically connected to the conductor formed in the via hole.
• the same function can also be obtained by using wiring lines or other metal films.
• the filling property of the conductor can be improved.
• the shape of the cross-section of each via hole is not limited to a circular shape, but may be a rectangular shape or another shape. More alternatively, the cross-section may be tapered.
• the process for forming the semiconductor element and the like may be carried out before the process for joining the wafer and the base substrate or after the joining process.
• the order of the other processes can be changed freely to the extent that can be reasonably recognized by those skilled in the art based on the scope of the present invention.
• each substrate includes the front surface and a region extending in the height and depth directions in the vicinity of the front surface.
• the formation of elements and the like on the front surface of each substrate includes formation of elements on the front surface and in a region in the vicinity of the front surface.
• the joining of substrates includes indirect joining of substrates through an adhesive layer or the like. Furthermore, the case where holes are continuously formed indicates temporal continuity and includes the case of etching both holes at once within the same chamber (without inhibiting a change of an etchant component). Moreover, as for the electrical connection relation, there is no need to directly connect the components. The components may be indirectly connected to each other.

Landscapes

• Engineering & Computer Science (AREA)
• Microelectronics & Electronic Packaging (AREA)
• Power Engineering (AREA)
• Computer Hardware Design (AREA)
• Manufacturing & Machinery (AREA)
• Physics & Mathematics (AREA)
• Condensed Matter Physics & Semiconductors (AREA)
• General Physics & Mathematics (AREA)
• Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
• Semiconductor Integrated Circuits (AREA)

Abstract

Description

Claims (20)

Applications Claiming Priority (2)

Publications (1)

Family

ID=46926100

Family Applications (2)

Family Applications Before (1)

Country Status (3)

Cited By (10)

Families Citing this family (8)

Citations (2)

Family Cites Families (10)

• 2011
  • 2011-04-04 JP JP2011082951A patent/JP2012221998A/en not_active Withdrawn
  • 2011-09-16 TW TW100133441A patent/TWI497687B/en not_active IP Right Cessation
  • 2011-09-21 US US13/238,705 patent/US8884396B2/en active Active
  • 2011-12-01 US US13/308,826 patent/US20120248624A1/en not_active Abandoned

Patent Citations (2)

Non-Patent Citations (1)

Also Published As

Similar Documents

Legal Events