US6104656A - Sense amplifier control circuit in semiconductor memory - Google Patents
- ️Tue Aug 15 2000
US6104656A - Sense amplifier control circuit in semiconductor memory - Google Patents
Sense amplifier control circuit in semiconductor memory Download PDFInfo
-
Publication number
- US6104656A US6104656A US09/422,063 US42206399A US6104656A US 6104656 A US6104656 A US 6104656A US 42206399 A US42206399 A US 42206399A US 6104656 A US6104656 A US 6104656A Authority
- US
- United States Prior art keywords
- sense amplifier
- signal
- output
- logic
- gate Prior art date
- 1999-06-09 Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Images
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/06—Sense amplifiers; Associated circuits, e.g. timing or triggering circuits
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
- G11C11/4063—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
- G11C11/407—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/06—Sense amplifiers; Associated circuits, e.g. timing or triggering circuits
- G11C7/065—Differential amplifiers of latching type
Definitions
- the present invention relates to semiconductor memory, more particularly, to a sense amplifier control circuit in semiconductor memory which supplies a sense amplifier with two power source voltages of which levels are different each other, successively.
- a sense amplifier in semiconductor memory basically amplifies the voltage difference between a pair of bit lines.
- the sense amplifier amplifies the voltage difference, carrying out operations of data read/write and data refresh in memory cells.
- Various operations of the sense amplifier are controlled by a separate circuit for controlling a sense amplifier.
- FIG. 1 and FIG. 2 show sense amplifier control circuits in semiconductor memory according to a related art.
- FIG. 1 is a circuit for generating a first NMOS sense amplifier enabling bar signal SAEN1B, first PMOS sense amplifier enabling bar signal SAEP1B, and second PMOS sense amplifier enabling bar signal SAEP2B in use of a sense amplifier enabling bar signal SAEB.
- FIG. 2 is a circuit for generating an NMOS sense amplifier control signal SAN, first PMOS sense amplifier control signal SAP1, and second PMOS sense amplifier control signal SAP2 in use of the signals generated in FIG. 1.
- a delaying part 102 receives and delays a sense amplifier enabling bar signal SAEB for a time interval.
- a NOR gate 104 receives the sense amplifier enabling bar signal SAEB and an output of the delaying part 102.
- a NAND gate 108 receives an inverted signal of an output of the NOR gate 104 and the sense amplifier enabling bar signal SAEB.
- An inverter 110 outputs a first NMOS sense amplifier enabling bar signal SAEN1B by inverting an output of the NAND gate 108.
- a NOR gate 112 receives the output of the NOR gate 104 and the sense amplifier enabling bar signal SAEB.
- An inverter 114 outputs a first PMOS sense amplifier enabling bar signal SAEP1B by inverting an output of the NOR gate 112.
- Three inverters connected one another in series output a second PMOS sense amplifier enabling bar signal SAEP2B by delaying and inverting the output of the NOR gate 104.
- an inverter 202 inverts the second PMOS sense amplifier enabling bar signal SAEP2B.
- a NAND gate 204 receives a plurality of mat selection bar signals MSBm and MSBn.
- An inverter 206 inverts the first NMOS sense amplifier enabling bar signal SAEN1B.
- An inverter 208 inverts the first PMOS sense amplifier enabling bar signal SAEP1B.
- a NAND gate 210 receives outputs of the inverter 202 and NAND gate 204.
- An inverter 212 inverts an output of the NAND gate 210.
- a NAND gate 214 receives outputs of the NAND gate 204 and inverter 206.
- An inverter 216 inverts an output of the NAND gate 214.
- a NAND gate 218 receives outputs of the inverters 216 and 208 respectively.
- a NAND gate 220 receives outputs of the inverter 212 and NAND gate 218.
- An inverter 224 outputs a second PMOS sense amplifier control signal SAP2 by inverting an output of the NAND gate 220.
- Two inverters 226 and 228 connected each other in series delays an output of the inverter 216, generating an NMOS sense amplifier control signal SAN.
- An inverter 230 generates a first PMOS sense amplifier control signal SAP1 by inverting an output of the NAND gate 218.
- FIG. 3 shows a timing diagram of operational characteristics of a sense amplifier control circuit in semiconductor memory of a related art.
- a sense amplifier enabling bar signal SAEB goes down to low level.
- Both first PMOS and NMOS sense amplifier enabling bar signals SAEP1B and SAEN1B go down to low level while a second PMOS sense amplifier enabling bar signal SAEP2B still maintains high level.
- the first sense amplifier enabling bar signal SAEP1B goes up to high level again and the second PMOS sense amplifier enabling bar signal SAEP2B goes down to low level, while the first NMOS sense amplifier enabling bar signal SAEN1B maintains low level.
- an NMOS sense amplifier control signal SAN goes up to high level. While the first sense amplifier enabling bar signal SAEP1B stay at low level, a first PMOS sense amplifier control signal SAP1 keeps high level. While the second PMOS sense amplifier enabling bar signal SAEP2B stays at low level, a second PMOS sense amplifier control signal SAP2 is at high level. As shown in FIG. 3, the first and second PMOS sense amplifier control signals SAP1 and SAP2 are activated to high level in order. The activated interval of the first PMOS sense amplifier control signal SAP1 is relatively shorter than that of the second SAP2. This is because the sense amplifier is supplied with normal voltage through the second PMOS sense amplifier control signal SAP2 after the driving force of the sense amplifier has been greatly improved owing to overdriven voltage applied to the sense amplifier by the first PMOS sense amplifier control signal SAP1.
- FIG. 4 shows a sense amplifier driving circuit in semiconductor memory.
- two NMOS transistors 402 and 404 are controlled by a first PMOS sense amplifier control signal SAP1 and a second PMOS sense amplifier control signal SAP2, respectively.
- Another NMOS transistor 406 is controlled by an NMOS sense amplifier control signal SAN.
- the first PMOS sense amplifier control signal SAP1 is activated to high level
- power source voltage VDD is carried to a sense amplifier as a PMOS sense amplifier driving voltage CSP.
- the second PMOS sense amplifier control signal SAP2 is activated to high level.
- inner power supply voltage VDL relatively lower than VDD is carried to the sense amplifier as PMOS sense amplifier driving voltage CSP.
- the sense amplifier is driven normally by the following inner power supply voltage VDL.
- the NMOS sense amplifier control signal SAN maintains high level, ground voltage VSS as NMOS sense amplifier driving voltage CSN is carried to the sense amplifier.
- the NMOS sense amplifier control signal SAN, first and second PMOS sense amplifier control signals SAP1 and SAP2 are generated from the first NMOS sense amplifier enabling bar signal SAEN1B, first and second PMOS sense amplifier enabling bar signals SAEP1B and SAEP2B in use of the sense amplifier enabling bar signal SAEB. Therefore, the circuit requires many logic gates as well as many signal transferring paths, thereby increasing a chip size.
- the present invention is directed to a sense amplifier control circuit in semiconductor memory that substantially obviates one or more of the problems due to limitations and disadvantages of the related art.
- the object of the present invention is to provide a sense amplifier control circuit in semiconductor memory which reduces gates and signal transferring paths for the circuit by generating an NMOS sense amplifier control signal SAN, and first and second PMOS sense amplifier control signals SAP1 and SAP2, which are required for controlling a sense amplifier, in use of a first NMOS sense amplifier enabling bar signal SAEN1B and PMOS sense amplifier enabling bar signal SAEP1B only. Accordingly, the present invention achieves normal operation of a sense amplifier control circuit with 7 logic gates which are less than those in the related art and connected one another organically. Additional features and advantages of the invention will be set forth in the description which follows and in part will be apparent from the description, or may be learned by practice of the invention. The objectives and other advantages of the invention will be realized and attained by the structure particularly pointed out in the written description and claims hereof as well as the appended drawings.
- the present invention includes a first logic gate supplied with a pair of amplifier enabling bar signals which are applied to the first logic gate in order with time difference wherein the first logic gate generates a signal of logic value 0 when at least one of the amplifier enabling signals has logic value 1, a second logic gate generating a first NMOS sense amplifier enabling bar signal of high level when an output of the first logic gate has logic value 0 and the sense amplifier enabling bar signal has logic value 1, a third logic gate generating a first PMOS sense amplifier enabling bar signal of high level when at least one of an output of the first logic gate and the sense amplifier enabling bar signal has logic value 1, a fourth logic gate generating a signal of logic value 1 when at least one of a plurality of MAT selection bar signals has logic value 0, a fifth logic gate generating a signal of logic value 1 when the first NMOS sense amplifier enabling bar signal has logic value 0 and an output of the fourth logic gate has logic
- the present invention includes a delaying part receiving a sense amplifier enabling bar signal wherein the delaying part delays the sense amplifier enabling bar signal for a predetermined time interval, a first NOR gate receiving the sense amplifier enabling bar signal and an output of the delaying part, a first NAND gate receiving an inverted output of the NOR gate and the sense amplifier enabling bar signal, a first inverter generating a first NMOS sense amplifier enabling bar signal by inverting an output of the first NAND gate, a second NOR gate receiving an output of the first NOR gate and the sense amplifier enabling bar signal, a second inverter generating a first PMOS sense amplifier enabling bar signal by inverting output of the second NOR gate, a second NAND gate receiving a plurality of MAT selection bar signal, a third inverter inverting the first NMOS sense amplifier enabling bar signal, a third NAND gate receiving outputs of the second NAND gate and third inverter, a fourth inverter inverting an output of the third N
- FIG. 1 and FIG. 2 show sense amplifier control circuits in semiconductor memory according to a related art
- FIG. 3 shows a timing diagram of operational characteristics of a sense amplifier control circuit in semiconductor memory of a related art
- FIG. 4 shows a sense amplifier driving circuit in semiconductor memory
- FIG. 5 and FIG. 6 show sense amplifier control circuits in semiconductor memory according to the present invention.
- FIG. 7 shows a timing diagram of operational characteristics of a sense amplifier control circuit in semiconductor memory according to the present invention.
- FIG. 5 and FIG. 6 show sense amplifier control circuits in semiconductor memory according to the present invention.
- FIG. 5 is a circuit for generating a first NMOS sense amplifier enabling bar signal SAEN1B and first PMOS sense amplifier enabling bar signal SAEP1B, in use of a sense amplifier enabling bar signal SAEB.
- FIG. 6 is a circuit for generating an NMOS sense amplifier control signal SAN, first PMOS sense amplifier control signal SAP1, and second PMOS sense amplifier control signal SAP2 in use of the signals generated in FIG. 5.
- a delaying part 502 receives and delays a sense amplifier enabling bar signal SAEB for the duration of a time interval.
- a NOR gate 504 receives the sense amplifier enabling bar signal SAEB and an output of the delaying part 502.
- a NAND gate 508 receives a signal which is produced by inverting an output of the NOR gate 504 by an inverter 506 and the sense amplifier enabling bar signal SAEB.
- An inverter 510 outputs a first NMOS sense amplifier enabling bar signal SAEN1B by inverting an output of the NAND gate 508.
- a NOR gate 512 receives the output of the NOR gate 504 and the sense amplifier enabling bar signal SAEB.
- An inverter 514 outputs a first PMOS sense amplifier enabling bar signal SAEP1B by inverting an output of the NOR gate 512.
- the output of the NAND gate 508 is fixed to high level.
- the first NMOS sense amplifier enabling bar signal SAEN1B outputted from the inverter 510 is fixed to low level. Namely, the first NMOS sense amplifier enabling bar signal SAEN1B maintains low level as long as the sense amplifier enabling bar signal SAEB stays at low level.
- the output of the NOR gate 512 depends on the output of another NOR gate 504.
- the NOR gate 504 receives the sense amplifier enabling bar signal SAEB with time difference, a signal of high level is generated after the delayed time in the delaying part 502 even though the sense amplifier enabling bar signal SAEB goes down to low level. Therefore, having become low level like SAEB first, the output of the NOR gate 512 goes up to high level after the delayed time has elapsed.
- a NAND gate 602 receives a plurality of MAT selection bar signals MSBm and MSBn.
- An inverter 604 inverts the first NMOS sense amplifier enabling bar signal SAEN1B.
- a NAND gate 606 receives outputs of the NAND gate 602 and inverter 604.
- An inverter 608 inverts an output of the NAND gate 606.
- a NAND gate 610 receives an output of the NAND gate 602 and a signal that is generated by having the first PMOS sense amplifier enabling bar signal SAEP1B inverted by an inverter 666.
- An inverter 612 inverts an output of the NAND gate 610.
- An inverter 622 inverts an output of the inverter 612.
- a NAND gate 614 receives outputs of the NAND gate 608 and inverter 622.
- An inverter 616 generates a second PMOS sense amplifier control signal SAP2 by inverting an output of the NAND gate 614.
- An inverter 624 generates a first PMOS sense amplifier control signal SAP1 by inverting an output of the inverter 622.
- the output of the NAND gate 602 is fixed to high level. Therefore, the outputs of the NAND gates 606 and 610 depend on logic values of the first NMOS and PMOS sense amplifier enabling bar signals SAEN1B and SAEP1B, respectively.
- the first NMOS sense amplifier enabling bar signal SAEN1B having been inverted by the inverter 604 is inputted to the NAND gate 606, the output of the NAND gate 606 has the same logic value of the first sense amplifier enabling bar signal SAEB.
- the output of the NAND gate 610 has a logic value opposite to that of the second PMOS sense amplifier enabling bar signal SAEP2B.
- the NAND gate 614 receives a signal which is produced by having the output of the NAND gate 606 inverted by the inverter 608 as well as the output of the NAND gate 610. Therefore, the second PMOS sense amplifier control signal SAP2 is also activated to low level when the first NMOS and PMOS sense amplifier enabling bar signals SAEN1B and SAEP1B are at high and low level, respectively.
- the NMOS sense amplifier control signal SAN outputted from the inverter 620 is generated by having the output of the NAND gate 606 inverted. Accordingly, the NMOS sense amplifier control signal SAN is activated to high level when the first NMOS sense amplifier enabling bar signal SAEN1B is at low level.
- the first PMOS sense amplifier control signal SAP1 outputted from the inverter 624 is generated by having the output of the NAND gate 610 inverted. Accordingly, the first PMOS sense amplifier control signal SAP1 is also activated to high level when the first PMOS sense amplifier enabling bar signal SAEP1B is at low level.
- FIG. 7 shows a timing diagram of operational characteristics of a sense amplifier control circuit in semiconductor memory according to the present invention.
- a sense amplifier enabling bar signal SAEB goes down to low level as well.
- Both first PMOS and NMOS sense amplifier enabling bar signals SAEP1B and SAEN1B go down to low level.
- the first PMOS sense amplifier enabling bar signal SAEP1B goes up to high level again, while the first NMOS sense amplifier enabling bar signal SAEN1B maintains low level.
- an NMOS sense amplifier control signal SAN goes up to high level. While the first PMOS sense amplifier enabling bar signal SAEP1B stay at low level, a first PMOS sense amplifier control signal SAP1 keeps high level.
- the first and second PMOS sense amplifier control signals SAP1 and SAP2 are activated to high level in order.
- the activated interval of the first PMOS sense amplifier control signal SAP1 is relatively shorter than that of the second SAP2. This is because the sense amplifier is supplied with normal voltage through the second PMOS sense amplifier control signal SAP2 after the driving force of the sense amplifier has been greatly improved owing to overdriven voltage applied to the sense amplifier by the first PMOS sense amplifier control signal SAP1.
- VDD and VDL are carried to the sense amplifier in order as the NMOS, and first and PMOS sense amplifier control signals SAN, SAP1, and SAP2 are transferred to the sense amplifier driving circuit in FIG. 4.
- the present invention of a sense amplifier control circuit in semiconductor memory which reduces gates and signal transferring paths for the circuit by generating an NMOS sense amplifier control signal SAN, and first and second PMOS sense amplifier control signals SAP1 and SAP2, which are required for controlling a sense amplifier, in use of a first NMOS sense amplifier enabling bar signal SAEN1B and PMOS sense amplifier enabling bar signal SAEP1B only.
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Computer Hardware Design (AREA)
- Dram (AREA)
Abstract
A sense amplifier control circuit in a semiconductor memory supplies a sense amplifier with two power source voltages with voltage levels different from each other, successively. A first logic gate is supplied with a pair of sense amplifier enabling bar signals which are applied to the first logic gate in order. The first logic gate generates a signal of logic value 0 when at least one of the sense amplifier enabling bar signals has logic value 1. A second logic gate generates a first NMOS sense amplifier enabling bar signal of high level when an output of the first logic gate has logic value 0 and a sense amplifier enabling bar signal has logic value 1. A third logic gate generates a first PMOS sense amplifier enabling bar signal of high level when at least one of an output of the first logic gate and a sense amplifier enabling bar signal has logic value 1. A fourth logic gate generates a signal of logic value 1 when at least one of a plurality of MAT selection bar signals has logic value 0. A fifth logic gate generates a signal of logic value 1 when the first NMOS sense amplifier enabling bar signal has logic value 0 and an output of the fourth logic gate has logic value 1. A sixth logic gate generates a signal of logic value 0 when the first PMOS sense amplifier enabling bar signal has logic value 1 and an output of the fourth logic gate has logic value 0, and a seventh logic gate generates a second PMOS sense amplifier control signal of logic value 1 when the outputs of the fifth and sixth logic gates both have logic value 1.
Description
1. Field of Invention
The present invention relates to semiconductor memory, more particularly, to a sense amplifier control circuit in semiconductor memory which supplies a sense amplifier with two power source voltages of which levels are different each other, successively.
2. Discussion of Related Art
A sense amplifier in semiconductor memory basically amplifies the voltage difference between a pair of bit lines. The sense amplifier amplifies the voltage difference, carrying out operations of data read/write and data refresh in memory cells. Various operations of the sense amplifier are controlled by a separate circuit for controlling a sense amplifier.
FIG. 1 and FIG. 2 show sense amplifier control circuits in semiconductor memory according to a related art.
FIG. 1 is a circuit for generating a first NMOS sense amplifier enabling bar signal SAEN1B, first PMOS sense amplifier enabling bar signal SAEP1B, and second PMOS sense amplifier enabling bar signal SAEP2B in use of a sense amplifier enabling bar signal SAEB.
FIG. 2 is a circuit for generating an NMOS sense amplifier control signal SAN, first PMOS sense amplifier control signal SAP1, and second PMOS sense amplifier control signal SAP2 in use of the signals generated in FIG. 1.
Referring to FIG. 1, a delaying
part102 receives and delays a sense amplifier enabling bar signal SAEB for a time interval. A
NOR gate104 receives the sense amplifier enabling bar signal SAEB and an output of the
delaying part102. A
NAND gate108 receives an inverted signal of an output of the
NOR gate104 and the sense amplifier enabling bar signal SAEB. An
inverter110 outputs a first NMOS sense amplifier enabling bar signal SAEN1B by inverting an output of the
NAND gate108. A NOR
gate112 receives the output of the
NOR gate104 and the sense amplifier enabling bar signal SAEB. An
inverter114 outputs a first PMOS sense amplifier enabling bar signal SAEP1B by inverting an output of the
NOR gate112. Three inverters connected one another in series output a second PMOS sense amplifier enabling bar signal SAEP2B by delaying and inverting the output of the
NOR gate104.
Referring to FIG. 2, an
inverter202 inverts the second PMOS sense amplifier enabling bar signal SAEP2B. A
NAND gate204 receives a plurality of mat selection bar signals MSBm and MSBn. An
inverter206 inverts the first NMOS sense amplifier enabling bar signal SAEN1B. An
inverter208 inverts the first PMOS sense amplifier enabling bar signal SAEP1B. A NAND
gate210 receives outputs of the
inverter202 and NAND
gate204. An
inverter212 inverts an output of the NAND
gate210. A NAND
gate214 receives outputs of the NAND
gate204 and inverter 206. An
inverter216 inverts an output of the NAND
gate214.
A NAND
gate218 receives outputs of the
inverters216 and 208 respectively. A NAND
gate220 receives outputs of the
inverter212 and NAND
gate218. An
inverter224 outputs a second PMOS sense amplifier control signal SAP2 by inverting an output of the
NAND gate220. Two
inverters226 and 228 connected each other in series delays an output of the
inverter216, generating an NMOS sense amplifier control signal SAN. An
inverter230 generates a first PMOS sense amplifier control signal SAP1 by inverting an output of the
NAND gate218.
FIG. 3 shows a timing diagram of operational characteristics of a sense amplifier control circuit in semiconductor memory of a related art.
Referring to FIG. 3, when a mat selection bar signal MSB goes down high level to low, a sense amplifier enabling bar signal SAEB goes down to low level. Provided that the sense amplifier enabling bar signal SAEB goes down to low level, Both first PMOS and NMOS sense amplifier enabling bar signals SAEP1B and SAEN1B go down to low level while a second PMOS sense amplifier enabling bar signal SAEP2B still maintains high level.
After delayed time td of the delaying
part102 has elapsed, the first sense amplifier enabling bar signal SAEP1B goes up to high level again and the second PMOS sense amplifier enabling bar signal SAEP2B goes down to low level, while the first NMOS sense amplifier enabling bar signal SAEN1B maintains low level.
As the first NMOS sense amplifier enabling bar signal SAEN1B goes down to low level, an NMOS sense amplifier control signal SAN goes up to high level. While the first sense amplifier enabling bar signal SAEP1B stay at low level, a first PMOS sense amplifier control signal SAP1 keeps high level. While the second PMOS sense amplifier enabling bar signal SAEP2B stays at low level, a second PMOS sense amplifier control signal SAP2 is at high level. As shown in FIG. 3, the first and second PMOS sense amplifier control signals SAP1 and SAP2 are activated to high level in order. The activated interval of the first PMOS sense amplifier control signal SAP1 is relatively shorter than that of the second SAP2. This is because the sense amplifier is supplied with normal voltage through the second PMOS sense amplifier control signal SAP2 after the driving force of the sense amplifier has been greatly improved owing to overdriven voltage applied to the sense amplifier by the first PMOS sense amplifier control signal SAP1.
FIG. 4 shows a sense amplifier driving circuit in semiconductor memory.
Referring to FIG. 4, two
NMOS transistors402 and 404 are controlled by a first PMOS sense amplifier control signal SAP1 and a second PMOS sense amplifier control signal SAP2, respectively. Another
NMOS transistor406 is controlled by an NMOS sense amplifier control signal SAN. As the first PMOS sense amplifier control signal SAP1 is activated to high level, power source voltage VDD is carried to a sense amplifier as a PMOS sense amplifier driving voltage CSP. Then, the second PMOS sense amplifier control signal SAP2 is activated to high level. And, inner power supply voltage VDL relatively lower than VDD is carried to the sense amplifier as PMOS sense amplifier driving voltage CSP. Namely, after the sense amplifier has been overdriven by power supply voltage VDD having relatively high voltage level, the sense amplifier is driven normally by the following inner power supply voltage VDL. During this procedure, as the NMOS sense amplifier control signal SAN maintains high level, ground voltage VSS as NMOS sense amplifier driving voltage CSN is carried to the sense amplifier.
In the sense amplifier control circuit of the related art, the NMOS sense amplifier control signal SAN, first and second PMOS sense amplifier control signals SAP1 and SAP2 are generated from the first NMOS sense amplifier enabling bar signal SAEN1B, first and second PMOS sense amplifier enabling bar signals SAEP1B and SAEP2B in use of the sense amplifier enabling bar signal SAEB. Therefore, the circuit requires many logic gates as well as many signal transferring paths, thereby increasing a chip size.
SUMMARY OF THE INVENTIONAccordingly, the present invention is directed to a sense amplifier control circuit in semiconductor memory that substantially obviates one or more of the problems due to limitations and disadvantages of the related art.
The object of the present invention is to provide a sense amplifier control circuit in semiconductor memory which reduces gates and signal transferring paths for the circuit by generating an NMOS sense amplifier control signal SAN, and first and second PMOS sense amplifier control signals SAP1 and SAP2, which are required for controlling a sense amplifier, in use of a first NMOS sense amplifier enabling bar signal SAEN1B and PMOS sense amplifier enabling bar signal SAEP1B only. Accordingly, the present invention achieves normal operation of a sense amplifier control circuit with 7 logic gates which are less than those in the related art and connected one another organically. Additional features and advantages of the invention will be set forth in the description which follows and in part will be apparent from the description, or may be learned by practice of the invention. The objectives and other advantages of the invention will be realized and attained by the structure particularly pointed out in the written description and claims hereof as well as the appended drawings.
To achieve these and other advantages and in accordance with the purpose of the present invention, as embodied and broadly described, the present invention includes a first logic gate supplied with a pair of amplifier enabling bar signals which are applied to the first logic gate in order with time difference wherein the first logic gate generates a signal of logic value 0 when at least one of the amplifier enabling signals has logic value 1, a second logic gate generating a first NMOS sense amplifier enabling bar signal of high level when an output of the first logic gate has logic value 0 and the sense amplifier enabling bar signal has logic value 1, a third logic gate generating a first PMOS sense amplifier enabling bar signal of high level when at least one of an output of the first logic gate and the sense amplifier enabling bar signal has logic value 1, a fourth logic gate generating a signal of logic value 1 when at least one of a plurality of MAT selection bar signals has logic value 0, a fifth logic gate generating a signal of logic value 1 when the first NMOS sense amplifier enabling bar signal has logic value 0 and an output of the fourth logic gate has logic value 1, a sixth logic gate generating a signal of logic value 0 when the first PMOS sense amplifier enabling bar signal has logic value 1 and an output of the fourth logic gate has logic value 0, and a seventh logic gate generating a second PMOS sense amplifier control signal of logic value 1 when both outputs of the fifth and sixth logic gates have logic value 1.
In another aspect, the present invention includes a delaying part receiving a sense amplifier enabling bar signal wherein the delaying part delays the sense amplifier enabling bar signal for a predetermined time interval, a first NOR gate receiving the sense amplifier enabling bar signal and an output of the delaying part, a first NAND gate receiving an inverted output of the NOR gate and the sense amplifier enabling bar signal, a first inverter generating a first NMOS sense amplifier enabling bar signal by inverting an output of the first NAND gate, a second NOR gate receiving an output of the first NOR gate and the sense amplifier enabling bar signal, a second inverter generating a first PMOS sense amplifier enabling bar signal by inverting output of the second NOR gate, a second NAND gate receiving a plurality of MAT selection bar signal, a third inverter inverting the first NMOS sense amplifier enabling bar signal, a third NAND gate receiving outputs of the second NAND gate and third inverter, a fourth inverter inverting an output of the third NAND gate, a fourth NAND gate receiving an output of the second NAND gate and the first PMOS sense amplifier enabling bar signal, a fifth inverter inverting an output of the fourth NAND gate, a sixth inverter inverting an output of the fifth inverter, a fifth NAND gate receiving outputs of the fourth inverter and sixth inverter, a seventh inverter generating a second PMOS sense amplifier control signal by inverting an output of the fifth NAND gate, an eighth inverter generating an NMOS sense amplifier control signal by inverting an output of the fourth invert, and a ninth inverter generating a first PMOS sense amplifier control signal by inverting an output of the sixth inverter.
It is to be understood that both the foregoing general description and the following detailed description are exemplary and explanatory and are intended to provide further explanation of the invention as claimed.
BRIEF DESCRIPTION OF THE ATTACHED DRAWINGSThe accompanying drawings, which are included to provide a further understanding of the invention and are incorporated in and constitute a part of this application, illustrate embodiments of the inventing and together with the description serve to explain the principle of the invention.
In the drawings:
FIG. 1 and FIG. 2 show sense amplifier control circuits in semiconductor memory according to a related art;
FIG. 3 shows a timing diagram of operational characteristics of a sense amplifier control circuit in semiconductor memory of a related art;
FIG. 4 shows a sense amplifier driving circuit in semiconductor memory;
FIG. 5 and FIG. 6 show sense amplifier control circuits in semiconductor memory according to the present invention; and
FIG. 7 shows a timing diagram of operational characteristics of a sense amplifier control circuit in semiconductor memory according to the present invention.
DETAILED DESCRIPTION OF PREFERRED EMBODIMENTSReference will now be made in detail to the preferred embodiments of the present invention, examples of which are illustrated in the accompanying drawings.
FIG. 5 and FIG. 6 show sense amplifier control circuits in semiconductor memory according to the present invention.
FIG. 5 is a circuit for generating a first NMOS sense amplifier enabling bar signal SAEN1B and first PMOS sense amplifier enabling bar signal SAEP1B, in use of a sense amplifier enabling bar signal SAEB.
FIG. 6 is a circuit for generating an NMOS sense amplifier control signal SAN, first PMOS sense amplifier control signal SAP1, and second PMOS sense amplifier control signal SAP2 in use of the signals generated in FIG. 5.
Referring to FIG. 5, a delaying
part502 receives and delays a sense amplifier enabling bar signal SAEB for the duration of a time interval. A NOR
gate504 receives the sense amplifier enabling bar signal SAEB and an output of the delaying
part502. A
NAND gate508 receives a signal which is produced by inverting an output of the NOR
gate504 by an
inverter506 and the sense amplifier enabling bar signal SAEB. An
inverter510 outputs a first NMOS sense amplifier enabling bar signal SAEN1B by inverting an output of the
NAND gate508. A NOR
gate512 receives the output of the NOR
gate504 and the sense amplifier enabling bar signal SAEB. An
inverter514 outputs a first PMOS sense amplifier enabling bar signal SAEP1B by inverting an output of the NOR
gate512.
When the sense amplifier enabling bar signal SAEB goes high level to low, the output of the
NAND gate508 is fixed to high level. For this reason, the first NMOS sense amplifier enabling bar signal SAEN1B outputted from the
inverter510 is fixed to low level. Namely, the first NMOS sense amplifier enabling bar signal SAEN1B maintains low level as long as the sense amplifier enabling bar signal SAEB stays at low level.
Accordingly, when the sense amplifier enabling bar signal SAEB is at low level, the output of the NOR
gate512 depends on the output of another NOR
gate504. As the NOR
gate504 receives the sense amplifier enabling bar signal SAEB with time difference, a signal of high level is generated after the delayed time in the delaying
part502 even though the sense amplifier enabling bar signal SAEB goes down to low level. Therefore, having become low level like SAEB first, the output of the NOR
gate512 goes up to high level after the delayed time has elapsed.
Referring to FIG. 6, a
NAND gate602 receives a plurality of MAT selection bar signals MSBm and MSBn. An
inverter604 inverts the first NMOS sense amplifier enabling bar signal SAEN1B. A
NAND gate606 receives outputs of the
NAND gate602 and
inverter604. An
inverter608 inverts an output of the
NAND gate606. A
NAND gate610 receives an output of the
NAND gate602 and a signal that is generated by having the first PMOS sense amplifier enabling bar signal SAEP1B inverted by an
inverter666. An
inverter612 inverts an output of the
NAND gate610. An
inverter622 inverts an output of the
inverter612. A
NAND gate614 receives outputs of the
NAND gate608 and
inverter622. An
inverter616 generates a second PMOS sense amplifier control signal SAP2 by inverting an output of the
NAND gate614. Two
inverters618 and 620 connected each other in series delays an output of the
inverter608, generating an NMOS sense amplifier control signal SAN. An
inverter624 generates a first PMOS sense amplifier control signal SAP1 by inverting an output of the
inverter622.
Once one of the MAT selection bar signal is activated to low level, the output of the
NAND gate602 is fixed to high level. Therefore, the outputs of the
NAND gates606 and 610 depend on logic values of the first NMOS and PMOS sense amplifier enabling bar signals SAEN1B and SAEP1B, respectively. As the first NMOS sense amplifier enabling bar signal SAEN1B having been inverted by the
inverter604 is inputted to the
NAND gate606, the output of the
NAND gate606 has the same logic value of the first sense amplifier enabling bar signal SAEB. However, the output of the
NAND gate610 has a logic value opposite to that of the second PMOS sense amplifier enabling bar signal SAEP2B.
The
NAND gate614 receives a signal which is produced by having the output of the
NAND gate606 inverted by the
inverter608 as well as the output of the
NAND gate610. Therefore, the second PMOS sense amplifier control signal SAP2 is also activated to low level when the first NMOS and PMOS sense amplifier enabling bar signals SAEN1B and SAEP1B are at high and low level, respectively.
The NMOS sense amplifier control signal SAN outputted from the
inverter620 is generated by having the output of the
NAND gate606 inverted. Accordingly, the NMOS sense amplifier control signal SAN is activated to high level when the first NMOS sense amplifier enabling bar signal SAEN1B is at low level.
The first PMOS sense amplifier control signal SAP1 outputted from the
inverter624 is generated by having the output of the
NAND gate610 inverted. Accordingly, the first PMOS sense amplifier control signal SAP1 is also activated to high level when the first PMOS sense amplifier enabling bar signal SAEP1B is at low level.
FIG. 7 shows a timing diagram of operational characteristics of a sense amplifier control circuit in semiconductor memory according to the present invention.
Referring to FIG. 7, when a MAT selection bar signal MSB goes down high level to low, a sense amplifier enabling bar signal SAEB goes down to low level as well. Provided that the sense amplifier enabling bar signal SAEB goes down to low level, Both first PMOS and NMOS sense amplifier enabling bar signals SAEP1B and SAEN1B go down to low level.
After delayed time td of the delaying
part102 has elapsed, the first PMOS sense amplifier enabling bar signal SAEP1B goes up to high level again, while the first NMOS sense amplifier enabling bar signal SAEN1B maintains low level.
As the first NMOS sense amplifier enabling bar signal SAEN1B goes down to low level, an NMOS sense amplifier control signal SAN goes up to high level. While the first PMOS sense amplifier enabling bar signal SAEP1B stay at low level, a first PMOS sense amplifier control signal SAP1 keeps high level.
As shown in FIG. 7, the first and second PMOS sense amplifier control signals SAP1 and SAP2 are activated to high level in order. The activated interval of the first PMOS sense amplifier control signal SAP1 is relatively shorter than that of the second SAP2. This is because the sense amplifier is supplied with normal voltage through the second PMOS sense amplifier control signal SAP2 after the driving force of the sense amplifier has been greatly improved owing to overdriven voltage applied to the sense amplifier by the first PMOS sense amplifier control signal SAP1.
VDD and VDL are carried to the sense amplifier in order as the NMOS, and first and PMOS sense amplifier control signals SAN, SAP1, and SAP2 are transferred to the sense amplifier driving circuit in FIG. 4.
Accordingly, the present invention of a sense amplifier control circuit in semiconductor memory which reduces gates and signal transferring paths for the circuit by generating an NMOS sense amplifier control signal SAN, and first and second PMOS sense amplifier control signals SAP1 and SAP2, which are required for controlling a sense amplifier, in use of a first NMOS sense amplifier enabling bar signal SAEN1B and PMOS sense amplifier enabling bar signal SAEP1B only.
It will be apparent to those skilled in the art that various modifications and variations can be made in a sense amplifier control circuit in semiconductor memory of the present invention without departing from the spirit or scope of the inventions. Thus, it is intended that the present invention cover the modifications and variations of this invention provided they come within the scope of the appended claims and equivalents.
Claims (14)
1. A sense amplifier control circuit in semiconductor memory comprising:
a first logic gate supplied with a pair of sense amplifier enabling bar signals which are applied to the first logic gate in order with time difference, the first logic gate generating a signal of logic value 0 when at least one of the sense amplifier enabling bar signals has logic value 1;
a second logic gate generating a first NMOS sense amplifier enabling bar signal of high level when an output of the first logic gate has logic value 0 and a sense amplifier enabling bar signal has logic value 1;
a third logic gate generating a first PMOS sense amplifier enabling bar signal of high level when at least one of an output of the first logic gate and a sense amplifier enabling bar signal has logic value 1;
a fourth logic gate generating a signal of logic value 1 when at least one of a plurality of MAT selection bar signals has logic value 0;
a fifth logic gate generating a signal of logic value 1 when the first NMOS sense amplifier enabling bar signal has logic value 0 and an output of the fourth logic gate has logic value 1;
a sixth logic gate generating a signal of logic value 0 when the first PMOS sense amplifier enabling bar signal has logic value 1 and an output of the fourth logic gate has logic value 0; and
a seventh logic gate generating a second PMOS sense amplifier control signal of logic value 1 when outputs of the fifth and sixth logic gates both have logic value 1.
2. The sense amplifier control circuit in semiconductor memory according to claim 1, wherein a sense amplifier enabling bar signal is generated from the MAT selection bar signal.
3. The sense amplifier control circuit in semiconductor memory according to claim 1, wherein an output of the fifth logic gate is an NMOS sense amplifier control signal which controls that ground voltage is outputted from a driving part of a sense amplifier to be carried to a source of an NMOS transistor in the sense amplifier.
4. The sense amplifier control circuit in semiconductor memory according to claim 1, wherein an output of the sixth logic gate is a first PMOS sense amplifier control signal which controls that a first power supply voltage is outputted from a driving part of the sense amplifier to be carried to a source of a PMOS transistor in the sense amplifier.
5. The sense amplifier control circuit in semiconductor memory according to claim 1, wherein the second PMOS sense amplifier control signal controls that a second power supply voltage is outputted from the driving part of the sense amplifier to be carried to the source of the PMOS transistor in the sense amplifier.
6. The sense amplifier control circuit in semiconductor memory according to either claim 4 or claim 5, wherein level of the first power supply voltage is higher than that of the second power supply voltage.
7. The sense amplifier control circuit in semiconductor memory according to either claim 4 or claim 5, wherein the first power supply voltage activates the second power supply voltage in order.
8. A sense amplifier control circuit in semiconductor memory comprising:
a delaying part receiving a sense amplifier enabling bar signal wherein the delaying part delays the sense amplifier enabling bar signal for a predetermined time interval;
a first NOR gate receiving the sense amplifier enabling bar signal and an output of the delaying part;
a first NAND gate receiving an inverted output of the NOR gate and the sense amplifier enabling bar signal;
a first inverter generating a first NMOS sense amplifier enabling bar signal by inverting an output of the first NAND gate;
a second NOR gate receiving an output of the first NOR gate and the sense amplifier enabling bar signal;
a second inverter generating a first PMOS sense amplifier enabling bar signal by inverting output of the second NOR gate;
a second NAND gate receiving a plurality of MAT selection bar signal;
a third inverter inverting the first NMOS sense amplifier enabling bar signal;
a third NAND gate receiving outputs of the second NAND gate and third inverter;
a fourth inverter inverting an output of the third NAND gate;
a fourth NAND gate receiving an output of the second NAND gate and the first PMOS sense amplifier enabling bar signal;
a fifth inverter inverting an output of the fourth NAND gate;
a sixth inverter inverting an output of the fifth inverter;
a fifth NAND gate receiving outputs of the fourth inverter and sixth inverter;
a seventh inverter generating a second PMOS sense amplifier control signal by inverting an output of the fifth NAND gate;
an eighth inverter generating an NMOS sense amplifier control signal by inverting an output of the fourth invert; and
a ninth inverter generating a first PMOS sense amplifier control signal by inverting an output of the sixth inverter.
9. The sense amplifier control circuit in semiconductor memory according to claim 8, wherein the sense amplifier enabling bar signal is generated from the MAT selection bar signal.
10. The sense amplifier control circuit in semiconductor memory according to claim 8, wherein the NMOS sense amplifier control signal controls that ground voltage is outputted from the driving part of a sense amplifier to be carried to a source of an NMOS transistor in the sense amplifier.
11. The sense amplifier control circuit in semiconductor memory according to claim 8, wherein the first PMOS sense amplifier control signal controls that a first power supply voltage is outputted from the driving part of the sense amplifier to be carried to a source of a PMOS transistor in the sense amplifier.
12. The sense amplifier control circuit in semiconductor memory according to claim 8, wherein the second PMOS sense amplifier control signal controls that a second power supply voltage is outputted from the driving part of the sense amplifier to be carried to the source of the PMOS transistor in the sense amplifier.
13. The sense amplifier control circuit in semiconductor memory according to either claim 11 or claim 12, wherein level of the first power supply voltage is higher than that of the second power supply voltage.
14. The sense amplifier control circuit in semiconductor memory according to either claim 11 or claim 12, wherein the first power supply voltage activates the second power supply voltage in order.
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| KR99-21334 | 1999-06-09 | ||
| KR1019990021334A KR100313603B1 (en) | 1999-06-09 | 1999-06-09 | Control circuit of sense amplifier in semiconductor memory |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| US6104656A true US6104656A (en) | 2000-08-15 |
Family
ID=19591037
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| US09/422,063 Expired - Lifetime US6104656A (en) | 1999-06-09 | 1999-10-21 | Sense amplifier control circuit in semiconductor memory |
Country Status (2)
| Country | Link |
|---|---|
| US (1) | US6104656A (en) |
| KR (1) | KR100313603B1 (en) |
Cited By (6)
* Cited by examiner, † Cited by third party| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6344760B1 (en) * | 1999-07-28 | 2002-02-05 | Hyundai Electronics Industries Co., Ltd. | Sense amplifier drive circuit |
| US6380784B1 (en) * | 1999-09-07 | 2002-04-30 | Hyundai Electronics Industries Co., Ltd. | Circuit for generating sense amplifier control signal for semiconductor memory |
| US6404677B2 (en) * | 1999-12-06 | 2002-06-11 | Samsung Electronics Co., Ltd. | Semiconductor memory device capable of performing stable read operation and read method thereof |
| US20060044904A1 (en) * | 2004-08-26 | 2006-03-02 | Hynix Semiconductor Inc. | Bit line sense amplifier control circuit |
| US9076504B2 (en) * | 2012-01-09 | 2015-07-07 | Samsung Electronics Co., Ltd. | Semiconductor memory device and refresh method thereof |
| US20150262651A1 (en) * | 2014-03-17 | 2015-09-17 | SK Hynix Inc. | Gapless pattern detection circuit and semiconductor device including the same |
Families Citing this family (1)
* Cited by examiner, † Cited by third party| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR100427545B1 (en) * | 2001-08-21 | 2004-04-30 | 고려용접봉 주식회사 | Sintered flux for submerged arc welding |
Citations (6)
* Cited by examiner, † Cited by third party| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5572475A (en) * | 1994-01-27 | 1996-11-05 | Samsung Electronics Co., Ltd. | Sense amplifier control circuit of semiconductor memory device |
| US5646899A (en) * | 1994-12-20 | 1997-07-08 | Samsung Electronics Co., Ltd. | Bit line sensing circuit of a semiconductor memory device |
| US5729499A (en) * | 1995-04-06 | 1998-03-17 | Ricoh Company, Ltd. | Sense amplifier and reading circuit with sense amplifier |
| US5754010A (en) * | 1997-05-21 | 1998-05-19 | Motorola, Inc. | Memory circuit and method for sensing data |
| US5764580A (en) * | 1995-08-18 | 1998-06-09 | Hitachi, Ltd. | Semiconductor integrated circuit |
| US5963496A (en) * | 1998-04-22 | 1999-10-05 | Atmel Corporation | Sense amplifier with zero power idle mode |
Family Cites Families (4)
* Cited by examiner, † Cited by third party| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH02265096A (en) * | 1989-04-05 | 1990-10-29 | Mitsubishi Electric Corp | Semiconductor memory device |
| KR0144171B1 (en) * | 1995-04-25 | 1998-08-17 | 문정환 | Output circuit of sense amplifier |
| KR0172767B1 (en) * | 1995-12-28 | 1999-03-30 | 김주용 | Sense Enable Signal Generation Circuit of Sense Amplifier |
| US5959910A (en) * | 1997-04-25 | 1999-09-28 | Stmicroelectronics, Inc. | Sense amplifier control of a memory device |
-
1999
- 1999-06-09 KR KR1019990021334A patent/KR100313603B1/en not_active IP Right Cessation
- 1999-10-21 US US09/422,063 patent/US6104656A/en not_active Expired - Lifetime
Patent Citations (8)
* Cited by examiner, † Cited by third party| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5572475A (en) * | 1994-01-27 | 1996-11-05 | Samsung Electronics Co., Ltd. | Sense amplifier control circuit of semiconductor memory device |
| US5594695A (en) * | 1994-01-27 | 1997-01-14 | Samsung Electronics Co., Ltd. | Sense amplifier control circuit of semiconductor memory device |
| US5646899A (en) * | 1994-12-20 | 1997-07-08 | Samsung Electronics Co., Ltd. | Bit line sensing circuit of a semiconductor memory device |
| US5729499A (en) * | 1995-04-06 | 1998-03-17 | Ricoh Company, Ltd. | Sense amplifier and reading circuit with sense amplifier |
| US5737273A (en) * | 1995-04-06 | 1998-04-07 | Ricoh Company, Ltd. | Sense amplifier and reading circuit with sense amplifier |
| US5764580A (en) * | 1995-08-18 | 1998-06-09 | Hitachi, Ltd. | Semiconductor integrated circuit |
| US5754010A (en) * | 1997-05-21 | 1998-05-19 | Motorola, Inc. | Memory circuit and method for sensing data |
| US5963496A (en) * | 1998-04-22 | 1999-10-05 | Atmel Corporation | Sense amplifier with zero power idle mode |
Cited By (9)
* Cited by examiner, † Cited by third party| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6344760B1 (en) * | 1999-07-28 | 2002-02-05 | Hyundai Electronics Industries Co., Ltd. | Sense amplifier drive circuit |
| US6566929B2 (en) | 1999-07-28 | 2003-05-20 | Hyundai Electronics Industries Co., Ltd. | Sense amplifier drive circuit |
| US6380784B1 (en) * | 1999-09-07 | 2002-04-30 | Hyundai Electronics Industries Co., Ltd. | Circuit for generating sense amplifier control signal for semiconductor memory |
| US6404677B2 (en) * | 1999-12-06 | 2002-06-11 | Samsung Electronics Co., Ltd. | Semiconductor memory device capable of performing stable read operation and read method thereof |
| US20060044904A1 (en) * | 2004-08-26 | 2006-03-02 | Hynix Semiconductor Inc. | Bit line sense amplifier control circuit |
| US7158430B2 (en) * | 2004-08-26 | 2007-01-02 | Hynix Semiconductor Inc. | Bit line sense amplifier control circuit |
| US9076504B2 (en) * | 2012-01-09 | 2015-07-07 | Samsung Electronics Co., Ltd. | Semiconductor memory device and refresh method thereof |
| US20150262651A1 (en) * | 2014-03-17 | 2015-09-17 | SK Hynix Inc. | Gapless pattern detection circuit and semiconductor device including the same |
| US9355707B2 (en) * | 2014-03-17 | 2016-05-31 | SK Hynix Inc. | Gapless pattern detection circuit and semiconductor device including the same |
Also Published As
| Publication number | Publication date |
|---|---|
| KR100313603B1 (en) | 2001-11-26 |
| KR20010001852A (en) | 2001-01-05 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US6344760B1 (en) | 2002-02-05 | Sense amplifier drive circuit |
| US5859799A (en) | 1999-01-12 | Semiconductor memory device including internal power supply circuit generating a plurality of internal power supply voltages at different levels |
| US6850453B2 (en) | 2005-02-01 | Deep power down control circuit |
| US7450455B2 (en) | 2008-11-11 | Semiconductor memory device and driving method thereof |
| US20050135174A1 (en) | 2005-06-23 | Power-up signal generator for semiconductor memory devices |
| US7560976B2 (en) | 2009-07-14 | Method of operating a semiconductor device and the semiconductor device |
| US6720802B2 (en) | 2004-04-13 | Data output buffer |
| KR100238247B1 (en) | 2000-01-15 | High speed low power signal line driver and semiconductor memory device using same |
| US20030042955A1 (en) | 2003-03-06 | Electronic circuit and semiconductor storage device |
| US9735780B2 (en) | 2017-08-15 | Tri-state driver circuits having automatic high-impedance enabling |
| JP2003258624A (en) | 2003-09-12 | Input buffer circuit and semiconductor memory |
| US6288928B1 (en) | 2001-09-11 | Semiconductor integrated circuit and method of controlling column switch of semiconductor integrated circuit in write operation |
| US6052328A (en) | 2000-04-18 | High-speed synchronous write control scheme |
| US5889707A (en) | 1999-03-30 | Output buffer of semiconductor memory device |
| KR100318321B1 (en) | 2001-12-22 | A controll circuit for a bit line equalization signal in semiconductor memory |
| US6104656A (en) | 2000-08-15 | Sense amplifier control circuit in semiconductor memory |
| JP3735824B2 (en) | 2006-01-18 | Semiconductor memory device having a booster circuit |
| US6108256A (en) | 2000-08-22 | NFET/PFET RAM precharge circuitry to minimize read sense amp operational range |
| US6341100B1 (en) | 2002-01-22 | Semiconductor integrated circuit having circuit for writing data to memory cell |
| KR19990033435A (en) | 1999-05-15 | Read circuit of semiconductor memory |
| USRE36159E (en) | 1999-03-23 | Semiconductor integrated circuit device having built-in voltage drop circuit |
| EP1018745B1 (en) | 2006-05-24 | Improved driver circuit |
| US7130232B2 (en) | 2006-10-31 | Integrated circuit devices having multiple precharge circuits and methods of operating the same |
| KR100264214B1 (en) | 2000-08-16 | Sense amplifier control circuit in semiconductor memory |
| US6256244B1 (en) | 2001-07-03 | Self refresh apparatus in semiconductor memory device |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| 1999-12-06 | AS | Assignment |
Owner name: HYUNDAI MICROELECTRONICS CO., LTD., KOREA, REPUBLI Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:JUNG, TAE-HYUNG;REEL/FRAME:010449/0165 Effective date: 19991027 |
| 2000-07-28 | STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
| 2000-11-09 | AS | Assignment |
Owner name: HYUNDAI ELECTRONICS INDUSTRIES CO., LTD., KOREA, R Free format text: MERGER;ASSIGNORS:LG SEMICON CO., LTD.;HYUNDAI MICROELECTRONICS CO., LTD.;REEL/FRAME:011275/0724;SIGNING DATES FROM 19990729 TO 19991014 |
| 2003-12-06 | FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
| 2004-03-04 | REMI | Maintenance fee reminder mailed | |
| 2004-05-20 | FPAY | Fee payment |
Year of fee payment: 4 |
| 2004-05-20 | SULP | Surcharge for late payment | |
| 2008-01-17 | FPAY | Fee payment |
Year of fee payment: 8 |
| 2009-12-01 | FEPP | Fee payment procedure |
Free format text: PAYER NUMBER DE-ASSIGNED (ORIGINAL EVENT CODE: RMPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
| 2011-09-22 | FPAY | Fee payment |
Year of fee payment: 12 |