USRE35733E - Device for interconnecting integrated circuit packages to circuit boards - Google Patents

Images

Classifications

• • H—ELECTRICITY
  • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
  • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
  • H05K7/00—Constructional details common to different types of electric apparatus
  • H05K7/02—Arrangements of circuit components or wiring on supporting structure
  • H05K7/10—Plug-in assemblages of components, e.g. IC sockets
  • H05K7/1053—Plug-in assemblages of components, e.g. IC sockets having interior leads
  • H05K7/1061—Plug-in assemblages of components, e.g. IC sockets having interior leads co-operating by abutting
• • H—ELECTRICITY
  • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
  • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
  • H05K1/00—Printed circuits
  • H05K1/02—Details
  • H05K1/0201—Thermal arrangements, e.g. for cooling, heating or preventing overheating
  • H05K1/0203—Cooling of mounted components
  • H05K1/0204—Cooling of mounted components using means for thermal conduction connection in the thickness direction of the substrate
  • H05K1/0206—Cooling of mounted components using means for thermal conduction connection in the thickness direction of the substrate by printed thermal vias
• • H—ELECTRICITY
  • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
  • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
  • H05K1/00—Printed circuits
  • H05K1/02—Details
  • H05K1/0213—Electrical arrangements not otherwise provided for
  • H05K1/0216—Reduction of cross-talk, noise or electromagnetic interference
  • H05K1/023—Reduction of cross-talk, noise or electromagnetic interference using auxiliary mounted passive components or auxiliary substances
  • H05K1/0231—Capacitors or dielectric substances
• • H—ELECTRICITY
  • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
  • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
  • H05K3/00—Apparatus or processes for manufacturing printed circuits
  • H05K3/30—Assembling printed circuits with electric components, e.g. with resistor
  • H05K3/32—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
  • H05K3/325—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by abutting or pinching, i.e. without alloying process; mechanical auxiliary parts therefor
• • H—ELECTRICITY
  • H01—ELECTRIC ELEMENTS
  • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
  • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
  • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
  • H01L2224/42—Wire connectors; Manufacturing methods related thereto
  • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
  • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
  • H01L2224/4805—Shape
  • H01L2224/4809—Loop shape
  • H01L2224/48091—Arched
• • H—ELECTRICITY
  • H01—ELECTRIC ELEMENTS
  • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
  • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
  • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
  • H01L2224/42—Wire connectors; Manufacturing methods related thereto
  • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
  • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
  • H01L2224/481—Disposition
  • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
  • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
  • H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
  • H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
• • H—ELECTRICITY
  • H01—ELECTRIC ELEMENTS
  • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
  • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
  • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
  • H01L2224/42—Wire connectors; Manufacturing methods related thereto
  • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
  • H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
  • H01L2224/491—Disposition
  • H01L2224/49105—Connecting at different heights
  • H01L2224/49109—Connecting at different heights outside the semiconductor or solid-state body
• • H—ELECTRICITY
  • H01—ELECTRIC ELEMENTS
  • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
  • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
  • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
  • H01L2924/161—Cap
  • H01L2924/1615—Shape
  • H01L2924/16195—Flat cap [not enclosing an internal cavity]
• • H—ELECTRICITY
  • H01—ELECTRIC ELEMENTS
  • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
  • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
  • H01L2924/30—Technical effects
  • H01L2924/301—Electrical effects
  • H01L2924/30107—Inductance
• • H—ELECTRICITY
  • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
  • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
  • H05K1/00—Printed circuits
  • H05K1/02—Details
  • H05K1/0213—Electrical arrangements not otherwise provided for
  • H05K1/0216—Reduction of cross-talk, noise or electromagnetic interference
• • H—ELECTRICITY
  • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
  • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
  • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
  • H05K2201/02—Fillers; Particles; Fibers; Reinforcement materials
  • H05K2201/0275—Fibers and reinforcement materials
  • H05K2201/0281—Conductive fibers
• • H—ELECTRICITY
  • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
  • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
  • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
  • H05K2201/03—Conductive materials
  • H05K2201/0302—Properties and characteristics in general
  • H05K2201/0314—Elastomeric connector or conductor, e.g. rubber with metallic filler
• • H—ELECTRICITY
  • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
  • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
  • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
  • H05K2201/03—Conductive materials
  • H05K2201/032—Materials
  • H05K2201/0323—Carbon
• • H—ELECTRICITY
  • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
  • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
  • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
  • H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
  • H05K2201/10227—Other objects, e.g. metallic pieces
  • H05K2201/10378—Interposers
• • H—ELECTRICITY
  • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
  • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
  • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
  • H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
  • H05K2201/10431—Details of mounted components
  • H05K2201/10507—Involving several components
  • H05K2201/10515—Stacked components
• • H—ELECTRICITY
  • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
  • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
  • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
  • H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
  • H05K2201/10613—Details of electrical connections of non-printed components, e.g. special leads
  • H05K2201/10621—Components characterised by their electrical contacts
  • H05K2201/10719—Land grid array [LGA]
• • H—ELECTRICITY
  • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
  • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
  • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
  • H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
  • H05K2201/10613—Details of electrical connections of non-printed components, e.g. special leads
  • H05K2201/10621—Components characterised by their electrical contacts
  • H05K2201/10727—Leadless chip carrier [LCC], e.g. chip-modules for cards

Definitions

• This invention relates to schemes for interconnecting integrated circuit chip packages to circuit boards. More particularly, this invention relates to novel and improved schemes for interconnecting integrated circuit chip packages (such as land grid array type integrated circuit packages) having a center space under the chip package for housing a component which is sandwiched between the chip package and a circuit board.
• integrated circuit chip packages such as land grid array type integrated circuit packages
• decoupling capacitors are commonly available from Rogers Corporation, (assignee of the present application) and are sold under the trademark MICRO Q. Examples of these decoupling capacitors are found in U.S. Pat. Nos. 4,475,143; 4,502,101 and 4,748,537 all of which are assigned to the assignee hereof.
• U.S. Pat. Nos. 4,626,958; 4,667,267; 4,658,327; 4,734,818; 4,734,819; 4,853,826 and 4,853,827 are also assigned to the assignee hereof and incorporated herein by reference.
• These patents disclose decoupling capacitors which are particularly well suited for pin grid array (PGA) and plastic leaded chip carrier packages.
• the PGA decoupling capacitor of U.S. Pat. No 4,853,826 comprises a dielectric material sandwiched between a pair of conductors.
• a group of flat strips or skirts extend outwardly a short distance generally in the plane of the metal conductors to which they are attached and are then bent downwardly so as to extend in the direction which is perpendicular to the planes of the conductors.
• the entire assembly with the exception of the flat strips (i.e., leads), may then be encapsulated within a suitable non-conductive material.
• the land grid array (LGA) package is a ceramic leadless package (basically a pin-less version of a PGA package) which reduces propagation delays and other detrimental effects.
• the LGA package is generally smaller than its PGA counterpart (for the same number of I/O's) and has connection pads in a pitch matrix array (e.g., 0.050" pitch matrix array).
• the LGA package is installed (surface mounted) onto the printed circuit board (PCB), on a corresponding array of conductor pads which in turn are connected to the rest of the board circuitry by traces or otherwise.
• solder attachment The actual mechanical and electrical attachment of the LGA package to the PCB is accomplished by means of solder or by some connector system.
• solder attachment One of the disadvantages of solder attachment is that the solder joints cannot be inspected and that flux residue cleaning is extremely difficult, due to the very small gap between the LGA package bottom surface and the surface of the PCB.
• the connector operates under the principle of compressing the elastomer piece, making the "S" shaped conductor pins rotate slightly, thus providing the required "wipe" action to the LGA and PCB contacts.
• the elastomeric material provides the necessary spring back force to achieve an effective mechanical contact as well as a low resistance contact between the LGA and PCB pads.
• a hardware system is provided to control and maintain the compression of the elastomeric material and to provide alignment and registration between the LGA contacts and the PCB pads. This type of connector system is disclosed in U.S. Pat. No. 4,793,814, also assigned to assignee hereof and incorporated herein by reference.
• MLC ceramic multi-layer chip
• the present invention relates generally to a scheme of interconnecting a integrated circuit (IC) chip package of the type having a central space thereunder to a circuit board using a compressible connector, with the compressible connector including an opening therethrough for housing a component which is sandwiched between the chip package and the circuit board.
• IC integrated circuit
• an IC package having a central space e.g., LGA
• a resilient or compressible connector system having an opening or gap therethrough.
• the compressible connector is disposed between the IC package and a printed circuit board.
• a decoupling capacitor is mounted within the gap of the compressible connector and is supported on the circuit board.
• the present invention offers many features and advantages relative to the prior art. For example, inductance of the decoupling loop is lower due to the close proximity of the decoupling capacitor with respect to the IC package itself. Further, the close proximity of the capacitor to the IC package makes the scheme more effective in suppressing electrical switching noise from the voltage/ground circuitry, thus allowing the IC itself to be operated at higher switching rates and clock speeds.
• Printed circuit board space is saved, since the area under the IC package (devoid of I/0 pads) is presently not used for anything else except other PCB traces and for via interconnects to the interior of the PCB. This area can accommodate the capacitor of the present invention without sacrificing its present use (i.e., traces and via interconnects).
• FIG. 1 is a side elevation view, partly in cross section, of a decoupling capacitor disposed in an opening of a connector between a land grid array integrated circuit package and a circuit board in accordance with the present invention, the connector and the circuit board being the portion of the view that is shown in cross section;
• FIG. 1A is a bottom view of the land grid array integrated circuit package of FIG. 1;
• FIG. 2A is a cross sectional side elevation view of the decoupling capacitor of FIG. 1;
• FIG. 2B is a top view of the decoupling capacitor of FIG. 1;
• FIG. 3 is a side elevation view, partly in cross section, of a decoupling capacitor disposed in an opening of a connector between a land grid array integrated circuit package and a circuit board in accordance with a second embodiment of the present invention, the connector and the circuit board being the portion of the view that is shown in cross section;
• FIG. 4A is a bottom view of the decoupling capacitor of FIG. 3;
• FIG. 4B is a cross sectional side elevation view of the decoupling capacitor of FIG. 3;
• FIG. 5 is a side elevation view, partly in cross section, of a decoupling capacitor disposed in an opening of a connector between a land grid array integrated circuit package and a circuit board in accordance with a third embodiment of the present invention, the connector and the circuit board being the portion of the view that is shown in cross section;
• FIG. 6A is a top view of the decoupling capacitor of FIG. 5;
• FIG. 6B is a cross sectional side elevation view of the decoupling capacitor of FIG. 5;
• FIG. 7 is a side elevation view, partly in cross section, of a decoupling capacitor disposed in an opening of a connector between a land grid array integrated circuit package and a circuit board in accordance with a fourth embodiment of the present invention, the connector and the circuit board being the potion of the view that is shown in cross section;
• FIG. 8 is a side elevation view, partly in cross section, of a thermal conductor disposing in an opening of a connector between a land grid array integrated circuit package and a circuit board in accordance with a fifth embodiment of the present invention, the connector, the thermal conductor, and the circuit board being the portion of the view that is shown in cress section;
• FIG. 9 is a side elevation view, partly in cross section, of a thermal conductor employing a peripheral compression stop disposed in an opening of a connector between a land grid array integrated circuit package and a circuit board in accordance with a sixth embodiment of the present invention, the connector, the thermal conductor, the compression stop and the circuit board being the portion of the view that is shown in cross section;
• FIG. 10 is a side elevation view, partly in cross section, of a thermal conductor employing a central compression stop disposed in an opening of a connector between a land grid array integrated circuit package and a circuit board in accordance with a seventh embodiment of the present invention, the connector, the thermal conductor, the compression stop and the circuit board being the portion of the view that is shown in cross section;
• FIG. 11 is a side elevation view, partly in cross section, of a thermal conductor disposed in an opening of a connector between a land grid array integrated circuit package and a circuit board in accordance with an eighth embodiment of the present invention, the connector, the thermal conductor and the circuit board being the portion of the view that is shown in cross section;
• FIG. 12 is a side elevation view, partly in cross section, of an interconnecting device disposed in an opening of a connector between a land grid array integrated circuit package and a circuit board in accordance with a nineth embodiment of the present invention the connector and the circuit board being the portion of the view that is shown in cross section;
• FIG. 13 is a side elevation view, partly in cross section, of a thermal conductor disposed in an opening of a connector between a land grid array integrated circuit package and a circuit board in accordance with a tenth embodiment of the present invention, both connectors and the circuit board being the portion of the view that is shown in cross section; and
• FIG. 14 is a side elevation view, partly in cross section, of a resistor pack employing an interconnecting device disposed in an opening of a connector between a land grid array integrated circuit package and a circuit board in accordance with an eleventh embodiment of the present invention, the connector and the circuit board being the portion of the view that is shown in cross section.
• the present invention relates generally to a scheme of interconnecting a integrated circuit (IC) chip package of the type having a central space thereunder to a circuit board using a compressible connector, with the compressible connector including an opening therethrough for housing a component which is sandwiched between the chip package and the circuit board.
• IC integrated circuit
• the IC chip package comprises a land grid array (LGA) package and the sandwiched component comprises a decoupling capacitor.
• LGA land grid array
• the sandwiched component may alternatively include a heat dissipative or heat conductive element or a power transmission element for bridging power from the board to the IC package.
• these alternative sandwiched components may include decoupling capacitive features.
• the compressive connector is preferably of the type described in U.S. Pat. No. 4,793,814.
• many other compressive connectors are also well suited for this invention including PAI Land Grid Array Socket manufactured by Augat, Inc., Fuzz Button (a trademark of Technit, Inc.) manufactured by Cinch, Inc., Ampflat connectors manufactured by Amp, Inc. and MOE connectors manufactured by ETI, Inc.
• This decoupling scheme comprises a land grid array (LGA) integrated circuit 10 connected to a printed circuit board (PCB) 12 by a compression connector system 14 of the type disclosed in U.S. Pat. No. 4,793,814.
• LGA land grid array
• PCB printed circuit board
• compression connector system 14 of the type disclosed in U.S. Pat. No. 4,793,814.
• connector 14 is shown in a compressed state.
• the hardware for compression of connector system 14, is not shown, with reference being made to U.S. Pat. No. 4,793,814 for those details.
• LGA 10 has an array of contacts or input/output (I/O) connection pads 16 (FIG. IA) on a surface 18.
• Contacts 16 are illustrated as rectangular but may be any shape (e.g., square, circular, etc.).
• Surface 18 may be entirely populated by contacts 16 or, as in the present invention, an area 20 which is devoid of contacts 16. This will depend on the complexity of internal circuitry 22, which will dictate the number of I/O contacts 16 required.
• the internal circuitry 22 of LGA 10 generally comprises an IC die 24 connected by bonding wires 26 to interconnecting vias 28 which are connected to contacts 16. This circuitry is generally set in a ceramic or other electrically non-conductive material package 30, leaving the circuitry exposed from one side.
• a lid 32 (generally metallic) is affixed onto package 30 closing off the exposed circuitry.
• PCB 12 is a multi-layer printed circuit board, however single and double sided PCB's may also be employed.
• PCB 12 has an electrically conductive film (i.e., a trace or plane) 34 which supplies voltage to LGA 10 and another electrically conductive film (i.e., trace or plane) 36 for providing a ground connection to LGA 10.
• Interconnecting vias 38 and 40 provide connection between planes 34 and 36 respectively and PCB contacts 42 on a surface 44 of PCB 12.
• the pattern of contacts 42 on surface 44 corresponds to the pattern of the components (e.g., LGA 10) to be connected to PCB 12. It will be appreciated that many electrical components (e.g., capacitors, resistors, IC's, etc.) may to be mounted on PCB 12.
• Connector 14 comprises an elastomeric foam 46 (preferably silicone elastomeric material) which is shaped similar to LGA 10 and has a plurality of shaped conductor pins 47.
• Pins 47 are disposed in an array of apertures 48 which are angled with respect to a first surface 49 (which is adjacent to surface 18 of LGA 10), and to a second surface 50 (which is adjacent to surface 44 of PCB 12). Each end of pins 47 extend beyond foam 46 and run parallel thereto.
• the array of apertures 48 corresponds to both the contact pattern of LGA 10 and the pad pattern of PCB 12.
• Connector 14 operates when compressed by a hardware system (not shown).
• the hardware system maintains compression on connector 14 and assures alignment and proper registration between pins 47 and PCB contacts 42, and between pins 47 and LGA contacts 16.
• pins 47 rotate slightly, thus providing the required "wipe" action to PCB contacts 42 and to LGA contacts 16.
• Elastomeric foam 46 provides the required spring back force to achieve an effective mechanical contact as well as low resistance between LGA contacts 16 and PCB contacts 42.
• Foam 46 has an opening 51 which is in alignment with area 20 of LGA 10 (i.e., the area on surface 18 of LGA 10 which is devoid of contacts 16).
• a decoupling capacitor 52 is surface mounted onto PCB 12 in opening 51 of connector 14.
• decoupling capacitor 52 is of the type disclosed in U.S. Pat. No. 4,853,826, which is assigned to the assignee hereof and incorporated herein by reference.
• capacitor 52 has a single layer of dielectric material or a dielectric chip 53 sandwiched between metal conductors 54 and 56. Extending outwardly and downwardly from each of two sides of each conductor 54 and 56 are wide flat strips or skirts 57 and 58, respectively.
• An electrically non-conductive material 59 encapsulates capacitor 52 except for skirts 57 and 58 of conductors 54 and 55.
• Skirts 57 are connected to voltage plane 34 by vias 61 and contacts 42. Skirts 58 are connected to ground plane 36 by vias 62 and contacts 42.
• the capacitor 52 is located in opening 51 of connector 14. Connector 14 is compressed between LGA 10 and PCB 12 by the hardware of connector 14. Capacitor 52 is disposed between LGA 10 and PCB 12, thereby greatly increasing available PCB 12 space (i.e., "real estate") for other electrical components or alternatively the overall size of PCB 12 may be reduced accordingly. Further inductance of the decoupling loop is lower due to the closer proximity of capacitor 52 to LGA 10. This more effectively reduces switching noise thus allowing LGA 10 to be operated at higher switching rates and clock speeds.
• capacitor 63 is surface mounted onto PCB 12 under LGA 10 in opening 51 of connector 14.
• capacitor 63 has a single layer of dielectric material 64 sandwiched between metal conductors 65 and 66. Extending downwardly from one surface of each conductor 65 and 66 are three solder bumps 68 and 70, respectively.
• An electrically non-conductive material 72 encapsulates capacitor 63 except for bumps 68 and 70.
• Solder bumps 68 are connected to voltage plane 34 by vias 74, and contacts 42.
• Solder bumps 70 are connected to ground plane 36 by vias 76 and contacts 42.
• Capacitor 63 is disposed in opening 51 of connector 14, between LGA 10 and PCB 12 in accordance with the present invention.
• a third embodiment of the present invention is shown wherein like elements to the first embodiment are numbered alike.
• a thick film ceramic flat decoupling capacitor 77 is surface mounted onto PCB 12 under LGA 10 in opening 51 of connector 14.
• capacitor 77 has a single layer of dielectric material 76 sandwiched between metal conductors 78 and 80. Extending outwardly and downwardly from two sides of each of conductors 78 and 80 are solder terminals 84 and 86, respectively. Terminals 84 and 86 run parallel along the four sides of a substrate 82.
• Substrate 82 is preferably a ceramic material (i.e., electrical non-conductive material) and encloses the lower portion of capacitor 77 with terminals 84 and 86 being on the sides of substrate 82.
• An electrically nonconductive material 87 encloses the upper portion of capacitor 77.
• Terminals 84 are connected to ground plane 36 by vias 88 and contacts 42.
• Terminals 86 are connected to voltage plane 34 by vias 90 and contacts 42.
• Capacitor 77 is disposed in opening 51 of connector 14, between LGA 10 and PCB 12 in accordance with the present invention.
• a multi-layer ceramic chip (MLC) decoupling capacitor 92 is surface mounted onto PCB 12 under LGA 10 in opening 51 of connector 14.
• Capacitor 92 has two terminals 94 and 96 which correspond to two metal conductors with a single layer of dielectric material sandwiched therebetween.
• Terminal 94 is connected to ground plane 36 by via 98 and contact 42.
• Terminal 96 is connected to voltage plane 34 by via 100 and contact 42.
• Capacitor 92 is disposed in opening 51 of connector 14, between LGA 10 and PCB 12 in accordance with the present invention.
• thermal conductor 102 is disposed in opening 51 of connector 14. Thermal conductor 102 completely fills opening 51 as is shown in FIG. 8.
• Thermal conductor 102 preferably comprises carbon fiber filled silicone rubber, although other thermally conductive materials may be employed (e.g., thermal bags which are generally copper coated and filled with fluorinated heat conducting liquid).
• LGA 10 of FIG. 8 differs from the first embodiment in that a plurality of interconnecting vias 104 are connected between IC die 24 and surface 18 at area 20. Vias 104 conduct heat away from IC die 24 and to conductor 102. It will be appreciated that area 20 of surface 18 is to be thermally conductive. Additionally, PCB 12 differs from the first embodiment in that a plurality of interconnecting vias 106 are connected between the upper surface 44 and the lower surface of PCB 12. Vias 106 are located below conductor 102 to facilitate thermal conduction away from thermal conductor 102 and LGA 10. Thermal conductor 102 is disposed in opening 51 of connector 14, between LGA 10 and PCB 12 in accordance with the present invention.
• thermal conductor 108 is disposed in opening 51 of connector 14.
• a compression stop 110 is peripherally disposed about conductor 108.
• Thermal conductor 108 and compression stop 110 completely fill opening 51 as is shown in FIG. 9.
• Thermal conductor 108 preferably comprises carbon fiber filled silicone rubber, although other thermally conductive materials may be employed (e.g., thermal bags which are generally copper coated and filled with fluorinated heat conducting liquid).
• LGA 10 of FIG. 9 differs from the first embodiment in that a plurality of interconnecting vias 112 are connected between IC die 24 and surface 18 at area 20. Vias 112 conduct heat away from IC die 24 to conductor 108. It will be appreciated that area 20 of surface 18 is to be thermally conductive.
• PCB 12 differs from the first embodiment in that a plurality of interconnecting vias 104 are connected between the upper surface 44 and the lower surface of PCB 12. Vias 114 are located below conductor 108 to facilitate thermal conduction away from thermal conductor 108 and LGA 10. Thermal conductor 108 and compression stop 110 are disposed in opening 51 of connector 14, between LGA 10 and PCB 12 in accordance with the present invention.
• a seventh embodiment of the present invention is shown, wherein like elements to the first embodiment are numbered alike.
• a thermal conductor 116 having a central aperture 118 is disposed in opening 51 of connector 14.
• a compression stop 120 is disposed in aperture 118.
• Thermal conductor 116 and compression stop 110 completely fill opening 51 as is shown in FIG. 10.
• Thermal conductor 116 preferably comprises carbon fiber filled silicone rubber, although other thermally conductive materials may be employed (e.g., thermal bags which are generally copper coated and filled with fluorinated heat conducting liquid).
• LGA 10 of FIG. 10 differs from the first embodiment in that a plurality of interconnecting vias 122 are connected between IC die 24 and surface 18 at area 20. Vias 122 conduct heat away from IC die 24 and to conductor 116. It will be appreciated that area 20 of surface 18 is to be thermally conductive. Additionally, PCB 12 differs from the first embodiment in that a plurality of interconnecting vias 124 are connected between the upper surface 44 and the lower surface of PCB 12. Vias 124 are located below conductor 116 to facilitate thermal conduction away from thermal conductor 116 and LGA 10. Thermal conductor 116 and compression stop 120 are disposed in opening 51 of connector 14, between LGA 10 and PCB 12 in accordance with the present invention.
• thermal conductor 126 is disposed in opening 51 of connector 14. Thermal conductor 126 fills most of opening 51 except for the gaps above and below conductor 126 which are filled with a thermally conductive adhesive or gel 128. Thermal conductor 126 preferably comprises carbon fiber filled silicone rubber, although other thermally conductive materials may be employed (e.g., thermal bags which are generally copper coated and filled with fluorinated heat conducting liquid).
• LGA 10 of FIG. 11 differs from the first embodiment in that a plurality of interconnecting vias 130 are connected between IC die 24 and surface 18 at area 20. Vias 130 conduct heat away from IC die 24 and to conductor 126. It will be appreciated that area 20 of surface 18 is to be thermally conductive. Additionally, PCB 12 differs from the first embodiment in that a plurality of interconnecting vias 132 are connected between the upper surface 44 and the lower surface of PCB 12. Vias 132 are located below conductor 126 to facilitate thermal conduction away from thermal conductor 126 and LGA 10. Thermal conductor 126 is disposed in opening 51 of connector 14, between LGA 10 and PCB 12 in accordance with the present invention.
• a nineth embodiment of the present invention is shown wherein like elements to the first embodiment are numbered alike.
• a plurality of interconnecting pins 134 extend downwardly from corresponding contact surfaces 136 located on surface 18 of LGA 10 at area 20.
• Contacts 136 are connected to IC die 24 by vias 138 to provide power to LGA 10.
• Pins 134 mate with sockets 140 which are connected to power planes 34 and 36 via feed holes 142 and vias 144 in PCB 12.
• Pins 134 and sockets 140 are collectively referred to herein as interconnecting elements.
• Sockets 140 may be soldered or otherwise connected to facilitate a reliable electrical connection. Sockets 140 may be secured in an optional board 146 to assure alignment of sockets 140 with pins 134.
• Pins 134 and sockets 140 are disposed in opening 51 of connector 14 between LGA 10 and PCB 12 in accordance with the present invention.
• a compression connector 148 is disposed in opening 51 of connector 14.
• Connector 148 comprises an elastomeric foam 150 which is shaped to fill opening 51 and has a plurality of "S" shaped conductor pins 152.
• Pins 152 are disposed in corresponding apertures 154 which are angled with respect to a first surface 156, which is adjacent to area 20 of surface 18, and a second surface 158, which is adjacent to surface 44 of PCB 12.
• Each of pins 152 extend beyond foam 150 and run parallel thereto.
• Apertures 154 correspond to contact surfaces 160 on LGA 10 and contact pads 162 on PCB 12.
• Connector 148 does not require an additional hardware system to maintain compression. The compression maintained by the hardware system of connector 14 will suffice to compress both connectors 14 and 148.
• pins 152 rotate slightly, thus providing the required "wipe" action to contacts 160 and 162.
• Elastomeric foam 150 provides the required spring back force to achieve an effective mechanical contact (within opening 51) as well as low resistance between contacts 160 and 162.
• Contacts 160 are connected to IC die 24 by vias 164 to provide power to LGA 10.
• Pads 162 are connected to power planes 34 and 36 by vias 166.
• Pins 154 are expected to be comprised of larger gauge pins than pins 47 in order to satisfy increased power requirements.
• connector 148 has been described for power transmission, pins 154 may be employed to conduct heat away from LGA 10 is a manner similar to that described hereinbefore.
• Connector 148 is disposed in opening 51 of connector 14 between LGA 10 and PCB 12 in accordance with the present invention.
• a resistor pack 166 is disposed in opening 51 of Connector 14.
• Resistor pack 166 comprises a plurality of resistors (e.g., pull-up and pull-down resistors commonly used in digital logic circuits).
• a first plurality of contact pads 168 are disposed on a first surface 170 of resistor pack 166 and a second plurality of contact pads 172 are disposed on a second surface 174 of resistor pack 166.
• the internal resistors of pack 166 are interconnected by pads 168 and 172.
• PCB 12 has pads 176 on surface 44 which correspond to pads 168.
• Pads 168 and 176 are connected by a strip of connector material 178.
• Strip 178 may comprise orientated stacks of silver coated nickel spheres in a solid silicone (e.g., ECPI connect material manufactured by AT&T), fine wires oriented vertically in a strip of thin elastomer, alternating columns of conductive and non-conductive elastomer, or any other type of strip which will facilitate reliable electrical connection between pads 168 and 176.
• Pads 176 are connected to planes 34 and 36 by vias 180.
• LGA 10 of FIG. 14 has contact surfaces 182 at area 20 of surface 18 which correspond to pads 172 of resistor pack 166. Contacts 172 and 182 are connected by another strip of connector material 184, similar to strip 178. Contacts 182 are connected to IC die 24 by vias 186 to provide connections of the resistors.
• Resistor pack 166 is disposed in opening 51 of connector 14 between LGA 10 and PCB 12 in accordance with the present invention. It is preferred chat resistor pack 166 completely fill opening 51 in order to maintain the proper alignment of pack 166, strips 178 and 184 relative to contacts 176 and 182.
• the eleventh embodiment describes a resistor pack 166 employing connector strips 178, 184, a decoupling capacitor employing one of the strips 178 may be used without departing from the spirit or scope of the present invention. Further, other electrical devices may be disposed in opening 51 in the manner set forth hereinabove.

Landscapes

• Engineering & Computer Science (AREA)
• Microelectronics & Electronic Packaging (AREA)
• Physics & Mathematics (AREA)
• Electromagnetism (AREA)
• Metallurgy (AREA)
• Manufacturing & Machinery (AREA)
• Structures For Mounting Electric Components On Printed Circuit Boards (AREA)

Abstract

Description

Claims (18)

Priority Applications (1)

Applications Claiming Priority (2)

Related Parent Applications (1)

Publications (1)

Family

ID=25172862

Family Applications (2)

Family Applications Before (1)

Country Status (1)

Cited By (43)

Families Citing this family (85)

Citations (25)

• 1991
  • 1991-11-26 US US07/798,229 patent/US5309324A/en not_active Ceased
• 1994
  • 1994-12-09 US US08/353,500 patent/USRE35733E/en not_active Expired - Lifetime

Patent Citations (25)

Non-Patent Citations (2)

Also Published As

Similar Documents

Legal Events