Wu et al., 2023 - Google Patents
- ️Sun Jan 01 2023
Wu et al., 2023
-
Document ID
- 18095957032431088357 Author
- Zhu H
- Reis D
- Wang Z
- Wang Y
- Chen K
- Liu W
- Lombardi F
- Hu X Publication year
- 2023 Publication venue
- IEEE Transactions on Emerging Topics in Computing
External Links
Snippet
The separation of memory and computing units in the von Neumann architecture leads to undesirable energy consumption due to data movement and insufficient memory bandwidth. Energy-efficient in-memory computing platforms have the potential to address such issues …
- 230000005291 magnetic 0 title description 15
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/41—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger
- G11C11/412—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger using field-effect transistors only
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/02—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements
- G11C11/16—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements using elements in which the storage effect is based on magnetic spin effect
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/02—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements
- G11C11/14—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements using thin-film elements
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for programme control, e.g. control unit
- G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
- G06F9/30—Arrangements for executing machine-instructions, e.g. instruction decode
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C19/00—Digital stores in which the information is moved stepwise, e.g. shift register stack stores, push-down stores
- G11C19/02—Digital stores in which the information is moved stepwise, e.g. shift register stack stores, push-down stores using magnetic elements
- G11C19/08—Digital stores in which the information is moved stepwise, e.g. shift register stack stores, push-down stores using magnetic elements using thin films in plane structure
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C15/00—Digital stores in which information comprising one or more characteristic parts is written into the store and in which information is read-out by searching for one or more of these characteristic parts, i.e. associative or content-addressed stores
Similar Documents
Publication | Publication Date | Title |
---|---|---|
Wang et al. | 2015 | An energy-efficient nonvolatile in-memory computing architecture for extreme learning machine by domain-wall nanowire devices |
Angizi et al. | 2018 | PIMA-logic: A novel processing-in-memory architecture for highly flexible and energy-efficient logic computation |
Jain et al. | 2017 | Computing in memory with spin-transfer torque magnetic RAM |
Trinh et al. | 2013 | Magnetic adder based on racetrack memory |
Prenat et al. | 2015 | Ultra-fast and high-reliability SOT-MRAM: From cache replacement to normally-off computing |
Li et al. | 2009 | Design paradigm for robust spin-torque transfer magnetic RAM (STT MRAM) from circuit/architecture perspective |
Angizi et al. | 2019 | Graphs: A graph processing accelerator leveraging sot-mram |
Angizi et al. | 2017 | Design and evaluation of a spintronic in-memory processing platform for nonvolatile data encryption |
Deng et al. | 2015 | Synchronous 8-bit non-volatile full-adder based on spin transfer torque magnetic tunnel junction |
Wu et al. | 2023 | An energy-efficient computing-in-memory (CiM) scheme using field-free spin-orbit torque (SOT) magnetic RAMs |
Chen et al. | 2020 | Reconfigurable 2T2R ReRAM architecture for versatile data storage and computing in-memory |
Angizi et al. | 2020 | Hybrid spin-CMOS polymorphic logic gate with application in in-memory computing |
Reis et al. | 2019 | A computing-in-memory engine for searching on homomorphically encrypted data |
Huang et al. | 2016 | Magnetic domain-wall racetrack memory-based nonvolatile logic for low-power computing and fast run-time-reconfiguration |
Yang et al. | 2022 | A novel computing-in-memory platform based on hybrid spintronic/CMOS memory |
Amirany et al. | 2022 | DDR-MRAM: Double data rate magnetic RAM for efficient artificial intelligence and cache applications |
Jaiswal et al. | 2018 | In-situ, in-memory stateful vector logic operations based on voltage controlled magnetic anisotropy |
Wu et al. | 2023 | MLiM: High-performance magnetic logic in-memory scheme with unipolar switching SOT-MRAM |
Xue et al. | 2018 | An adaptive 3T-3MTJ memory cell design for STT-MRAM-based LLCs |
Tong et al. | 2023 | A high throughput in-MRAM-computing scheme using hybrid p-SOT-MTJ/GAA-CNTFET |
Zhao et al. | 2023 | NAND-SPIN-based processing-in-MRAM architecture for convolutional neural network acceleration |
Angizi et al. | 2017 | Energy efficient in-memory computing platform based on 4-terminal spin Hall effect-driven domain wall motion devices |
Huang et al. | 2015 | A low power and high sensing margin non-volatile full adder using racetrack memory |
Patil et al. | 2010 | Spintronic logic gates for spintronic data using magnetic tunnel junctions |
Morsali et al. | 2023 | XOR-CiM: An efficient computing-in-SOT-MRAM design for binary neural network acceleration |