patents.google.com

Ditto et al., 2010 - Google Patents

  • ️Fri Jan 01 2010
Chaogates: Morphing logic gates that exploit dynamical patterns

Ditto et al., 2010

View PDF
Document ID
5268181069769620215
Author
Miliotis A
Murali K
Sinha S
Spano M
Publication year
2010
Publication venue
Chaos: An Interdisciplinary Journal of Nonlinear Science

External Links

Snippet

Chaotic systems can yield a wide variety of patterns. Here we use this feature to generate all possible fundamental logic gate functions. This forms the basis of the design of a dynamical computing device, a chaogate, that can be rapidly morphed to become any desired logic …

Continue reading at repository.ias.ac.in (PDF) (other versions)
  • 230000000739 chaotic 0 abstract description 33

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/52—Multiplying; Dividing
    • G06F7/523—Multiplying only
    • G06F7/53—Multiplying only in parallel-parallel fashion, i.e. both operands being entered in parallel
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
    • H03K19/177—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form
    • H03K19/17724—Structural details of logic blocks
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
    • H03K19/1733—Controllable logic circuits
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/76—Architectures of general purpose stored programme computers
    • G06F15/78—Architectures of general purpose stored programme computers comprising a single central processing unit
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5045—Circuit design
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2207/00—Indexing scheme relating to methods or arrangements for processing data by operating upon the order or content of the data handled
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/01—Input arrangements or combined input and output arrangements for interaction between user and computer

Similar Documents

Publication Publication Date Title
Ditto et al. 2010 Chaogates: Morphing logic gates that exploit dynamical patterns
Vallabhuni et al. 2021 Universal shift register designed at low supply voltages in 20 nm FinFET using multiplexer
Rose et al. 2011 Leveraging memristive systems in the construction of digital logic circuits
Kavitha et al. 2017 Quantum dot cellular automata (QCA) design for the realization of basic logic gates
Garg et al. 2018 Gate diffusion input based 4‐bit Vedic multiplier design
Gaillardon et al. 2014 Nanowire systems: Technology and design
Ditto et al. 2015 Exploiting chaos for applications
Wang et al. 2021 A review on the design of ternary logic circuits
Meher et al. 2016 Low-Latency, Low-Area, and Scalable Systolic-Like Modular Multipliers for $ GF (2^{m}) $ Based on Irreducible All-One Polynomials
Penchalaiah et al. 2022 Design and implementation of low power and area efficient architecture for high performance ALU
Sushma et al. 2021 QCA Based Universal Shift Register using 2 to 1 Mux and D flip-flop
Zhao et al. 2023 Efficient ternary logic circuits optimized by ternary arithmetic algorithms
Mamdouh et al. 2022 Design of efficient AI accelerator building blocks in quantum-dot cellular automata (QCA)
Abutaleb 2015 A new static differential design style for hybrid SET–CMOS logic circuits
Yao et al. 2014 Nanosensor Data Processor in Quantum‐Dot Cellular Automata
Cui et al. 2020 Design of high-speed logic circuits with four-step RRAM-based logic gates
Unutulmaz et al. 2024 Implementation and applications of a ternary threshold logic gate
Peng et al. 2008 Harnessing piecewise-linear systems to construct dynamic logic architecture
Sharif et al. 2021 Hybrid memristor-CMOS implementation of logic gates design using LTSpice
Kumar et al. 2023 Area efficient and ultra low power full adder design based on GDI technique for computing systems
Appasaheb et al. 2013 Design and implementation of an efficient multiplier using vedic mathematics and charge recovery logic
Subramaniam et al. 2017 Fast median‐finding word comparator array
Udhayakumar et al. 2014 Design of various Logic gates and Multiplexer in QCA
Sharma et al. 2021 Power consumption reduction in Iot devices through field-programmable gate array with nanobridge switch
Gope et al. 2016 Modelling of single electron ternary flip-flop using SIMON